



INSTITUT TEKNOLOGI NASIONAL MALANG
FAKULTAS TEKNIK INDUSTRI
JURUSAN TEKNIK ELEKTRO S-1
Jl. Raya Karanglo Km. 2
Malang

BERITA ACARA UJIAN SKRIPSI

Nama : Santo Rukmono Hadi
NIM : 00.17.063
Jurusan : Teknik Elektro S-1
Konsentrasi : Teknik Elektronika
Judul Skripsi : Perancangan dan Pembuatan Sistem Akuisisi Data ang
Dilengkapi DTMF (Dual Tone Multiple Frequency)
Dengan Memakai DDS (*Direct Digital Synthesis*)

Dipertahankan di hadapan Majelis Penguji Skripsi jenjang Strata Satu (S-1)

pada:

Hari : Senin
Tanggal : 23 maret 2009
Dengan Nilai : 75,6 (B+) *fy*



Ketua

Ir. Sidik Noertjahjono, MT
NIP. Y. 1028700163

Panitia Majelis Penguji :

Sekretaris

Ir. F. Yudi Limpraptono, MT
NIP. Y. 1039500274

Anggota Penguji :

Penguji Pertama

Ir. Eko Nurcahyo
NIP. Y. 1028700172

Penguji Kedua

M. Ibrahim Ashari, ST. MT
NIP. P.1030100358

SKRIPSI

**PERANCANGAN DAN PEMBUATAN SISTEM AKUISISI
DATA YANG DILENGKAPI DTMF (*Dual Tone Multiple
Frequency*) DENGAN MEMAKAI DDS (*Direct Digital Synthesis*)**



Disusun Oleh :

SANTO RUKMONO HADI

00.17.063

MILIK
PERPUSTAKAAN
ITN MALANG

**JURUSAN TEKNIK ELEKTRO S-1
KONSENTRASI TEKNIK ELEKTRONIKA
FAKULTAS TEKNOLOGI INDUSTRI
INSTITUT TEKNOLOGI NASIONAL MALANG
2009**

SECRET

PROCESSED UNDER THE PROVISIONS OF THE
ACCESS TO INFORMATION ACT / TRAITÉ D'ACCÈS À L'INFORMATION

1987-08-01

SECRET

SECRET

THE OFFICIAL INFORMATION ACT
APPLIQUE LE PRINCIPAL PRINCIPES
D'ACCÈS À L'INFORMATION

SECRET



REKUIT / ACARA / UJIAN SKRIPSI

Nama : Santo Rukunono Hadi
 NIM : 0017007
 Jurusan : Teknik Elektro-81
 Konsentrasi : Teknik Elektronika
 Judul Skripsi : Perancangan dan Pembuatan Sistem Analisis Esas yang
 Menggunakan DTMF (Dual Tone Multiple Frequency)
 Dengan Memakai DSS (Direct Digital Synthesis)
 (Diperkirakan di hadapan Majelis Pengaji Skripsi) (Jumlah Siswa Satu (2-1))

prodi

Hari : Senin
 Tanggal : 23 Maret 2009
 Dengan Nilai : 75,0 (B) - 80

Majelis Pengaji Skripsi :

Sebelumnya

Acara

Dr. H. Yully Kusumadewi, MT
 NIM. 1102800070

Dr. Sidiq Soetrisno, MT
 NIM. 1102800107

: Majelis Pengaji :

Pengaji Kedua

Pengaji Pertama

Dr. H. Yully Kusumadewi, MT
 NIM. 1102800070

Dr. Sidiq Soetrisno, MT
 NIM. 1102800107

LEMBAR PERSETUJUAN

**PERENCANAAN DAN PEMBUATAN
SISTEM AKUISISI DATA YANG DILENGKAPI DTMF (*DUAL
TONE MULTIPLE FREQUENCY*) DENGAN MEMAKAI DDS
(*DIRECT DIGITAL SYNTHESIS*)**

SKRIPSI

*Disusun dan diajukan sebagai salah satu syarat untuk memperoleh gelar
Sarjana Teknik Elektronika Strata Satu (S-1)*

Disusun Oleh :

**SANTO RUKMONO HADI
00.17.063**

Diperiksa dan disetujui,

Dosen Pembimbing I

Dosen Pembimbing II

Ir. F. Yudi Limpraptono, MT
NIP. Y .103 950 0274

Soprohadi, ST
NIP. Y . 1039700309

Mengetahui,

Ketua Jurusan Teknik Elektro S-1



Ir. F. Yudi Limpraptono, MT
NIP.Y. 103 950 0274

**JURUSAN TEKNIK ELEKTRO S-1
KONSENTRASI TEKNIK ELEKTRONIKA
FAKULTAS TEKNOLOGI INDUSTRI
INSTITUT TEKNOLOGI NASIONAL MALANG
2009**

ABSTRAK

Santo Rukmono Hadi, 2009. **Perencanaan dan pembuatan system akuisisi data menggunakan DTMF (*Dual Tone Multiple Frequency*) dengan memakai DDS (*Direct Digital Synthesis*)**. Skripsi Jurusan Teknik Elektronika, Fakultas Teknik Industri, Institut Teknologi Industri. Dosen pembimbing: Ir.F.Yudi Limpraptono, MT dan Sotyohadi, ST

Perkembangan teknologi informasi dan elektronika saat ini berkembang pesat. Perkembangan ini dapat dilihat dengan banyaknya alat-alat komunikasi. Alat-alat komunikasi tersebut dalam menyampaikan data terkadang penyampaiannya tidak selalu dapat disampaikan ke tujuan dengan benar. Banyaknya gangguan seperti noise dalam penyampaian inilah yang terkadang menghambat penyampaian data.

Alat kontrol jarak jauh dinilai tepat membantu kita dalam menjalankan pekerjaan dengan lebih efisien, praktis dan nyaman. Dalam kehidupan sehari-hari sudah banyak dijumpai alat akuisisi data yang menggunakan bermacam-macam media komunikasi pada aplikasinya saluran telepon, seperti alat yang dibuat diatas yaitu perencanaan dan pembuatan alat sistem akuisisi data yang dilengkapi DTMF dengan memakai DDS.

KATA PENGANTAR

Alhamdulillah, dengan memanjatkan puji syukur kehadirat Allah SWT, yang telah memberikan rahmat, hidayah serta karunia-Nya, tak lupa sholawat dan salam kepada nabi Muhammad SAW. dan keluarganya, akhirnya penyusun dapat dapat menyelesaikan skripsi ini yang berjudul “Perencanaan dan pembuatan system akuisisi data menggunakan DTMF (*Dual Tone Multiple Frequency*) dengan memakai DDS (*Direct Digital Synthesis*), laporan skripsi ini merupakan salah satu persyaratan kelulusan Program Strata 1 Teknik Elektro Konsentrasi Elektronika Institut Teknologi Nasional Malang.

Keberhasilan penyusunan laporan skripsi ini tidak lepas dari dukungan dan bantuan berbagai pihak. Untuk itu penyusun menyampaikan terimakasih kepada:

1. Bapak dan Ibu tercinta yang selalu memberikan kasih sayang, do’a restu, dukungan dan bantuan secara moril maupun materiil kepada penyusun, dengan segala dukungan orang tua dapat mebesarkan hati penyusun meyelesaikan skripsi ini.
2. Bapak Dr. Ir. Abraham Lomi, MSEE. selaku Rektor Institut Teknologi Nasional Malang.
3. Bapak Ir. Sidik Noertjahjono, MT. selaku Dekan Fakultas Teknologi Industri Institut Teknologi Nasional Malang
4. Bapak Ir. F. Yudi Limpraptono, MT. selaku Ketua Jurusan Teknik Elektro S-1 Institut Teknologi Nasional Malang serta sekaligus menjadi Dosen Pembimbing I
5. Bapak Sotyohadi, ST. selaku Dosen Pembimbing II

6. Teman-teman yang telah memberikan motivasi serta bantuan baik berupa tenaga maupun pikiran dalam proses penyelesaian skripsi ini.

Penyusun telah berusaha semaksimal mungkin dan menyadari sepenuhnya akan keterbatasan pengetahuan dalam penyelesaian laporan ini. Untuk itu penyusun mengharapkan saran dan kritik yang bersifat membangun demi kesempurnaan laporan ini.

Malang, Maret 2009

Penyusun

DAFTAR ISI

HALAMAN JUDUL.....	i
LEMBAR PENGESAHAN.....	ii
ABSTRAK.....	iii
KATA PENGANTAR.....	iv
DAFTAR ISI	vi
DAFTAR GAMBAR	x
DAFTAR TABEL.....	xiii
BAB I PENDAHULUAN	1
1.1 Latar Belakang.....	1
1.2 Perumusan Masalah	1
1.3 Tujuan	2
1.4 Batasan Masalah	2
1.5 Metodologi Penulisan	3
1.6 Sistematika Penulisan	3
BAB II LANDASAN TEORI.....	5
2.1 Mikrokontroler AT89S52.....	5
2.1.1 Definisi Pin Mikrokontroler AT89S52.....	6
2.1.2 Organisasi Memori.....	9
2.1.2.1 <i>Spesial Function register (SFR)</i>	12
2.1.2.2 <i>Program status Word (PSW)</i>	13

2.1.2.3	<i>Power Control Register (PCON)</i>	13
2.1.2.4	<i>Accumulator</i>	14
2.1.2.5	<i>B.Register</i>	14
2.1.2.6	<i>Stack Pointer (SP)</i>	15
2.1.2.7	<i>Data Pointer (DPTR)</i>	15
2.1.3	<i>Timer/Counter</i>	15
2.1.3.1	<i>Register TMOD</i>	16
2.1.3.2	<i>Register TCON</i>	17
2.1.4	<i>Metode Pengalamatan</i>	18
2.2	<i>ADC (Analog Digital Converter) 0804</i>	19
2.3	<i>DAC R2R</i>	21
2.4	<i>Penguat (Op-Amp)</i>	23
2.5	<i>DTMF (Dual Tone Multiple Frequency)</i>	24
2.5.1	<i>Rangkaian DTMF Decoder</i>	25
2.6	<i>Mikrokontroler MT8870</i>	27
2.7	<i>Sistem DDS (Direct Digital Syntehsis)</i>	31
2.7.1	<i>Kelebihan dan Flesibilitas DDS</i>	32
2.8	<i>LCD (Liquid Crystal Display)</i>	33
2.9	<i>Buffer</i>	41

BAB III PERENCANAAN DAN PEMBUATAN ALAT.....	43
3.1 Diagram Blok Rangkaian.....	43
3.2 Perencanaan <i>Hardware</i>	44
3.2.1 Perancangan Minimum Sistem Mikrokontroller AT89S52.....	44
3.2.1.1 Rangkaian <i>Clock</i>	45
3.2.1.2 Rangkaian <i>Reset</i>	46
3.2.1.3 Perancangan Penggunaan Port-port pada Mikrokontroler AT89S52.....	48
3.2.1.4 Rangkaian <i>Analog Digital Converter (ADC)0804</i>	51
3.3 Buffer.....	53
3.4 Rangkaian Digital Analog Converter (DAC)R2R.....	55
3.5 Omp_Amp.....	56
3.6 Minimum Sistem MT8870.....	57
3.7 LCD (Liquid Crystal Display).....	58
3.8 Sistem DDS (<i>Direct Digital Synthesis</i>).....	59
3.8.1 Kelebihan dan Feleksibilitas DDS.....	60
3.9 Perancangan Perangkat Lunak.....	60
3.9.1 Flowchart Kerja Rangkaian.....	62
BAB IV HASIL PENGUJIAN ALAT.....	64
4.1 Pengujian Rangkaian DAC R2R.....	64
4.1.1 Tujuan.....	64

4.1.2 Langkah-langkah Pengujian	64
4.1.3 Hasil dan Analisa	65
4.2 Pengujian Rangkaian keseluruhan.....	68
4.2.1 Tujuan.....	68
4.2.2 Langkah-langkah pengujian	68
4.2.3 Hasil dan Analisa	68
BAB V PENUTUP.....	79
5.1 Kesimpulan.....	79
5.2 Saran.....	79
DAFTAR PUSTAKA	81
LAMPIRAN-LAMPIRAN	

DAFTAR GAMBAR

2.1	Blok Diagram Mikrokontroler AT89S52	6
2.2	Konfigurasi pin AT89S52.....	7
2.3	Organisasi Program Memori.....	9
2.4	Peta Memori RAM Internal	10
2.5	Memori Internal (RAM) dan SFR.....	12
2.6	Konfigurasi PIN ADC 0804.....	21
2.7	Rangkaian DAC dengan R-2R Ladder	22
2.8	Simbol Op_Amplifier	28
2.9	Konfigurasi Pin IC MT8870	27
2.10	Diagram Blok IC MT8870.....	29
2.11	Rangkaian Penguat Masukan	30
2.12	Rangkaian dasar kendali	31
2.13	Signal Sinusoida <i>Direct Digital Syntehsis</i>	33
2.14	Rangkaian LCD M1632.....	35
2.15	<i>Liquid Crytal Display</i>	40
2.16	Mengirim/Mengambil Data Ke/Dari M1632.....	40
2.17	Rangkaian Buffer	41
3.1	Blok Diagram Rangkaian.....	43
3.2	Rangkaian <i>Clock</i>	46

3.3	Rangkaian <i>Reset</i>	46
3.4	Perancangan mikrokontroler box 1	48
3.5	Perancangan Mikrokontroler box 2.....	50
3.6	Rangkaian Analog Digital Converter (ADC) 0804.....	52
3.7	Dua Pintu Interval	53
3.8	Buffer gate atau jembatan buffer.....	54
3.9	Rangkaian buffer.....	54
3.10	Rangkaian DAC R2R (<i>Digital Analog Converter</i>)	56
3.11	Rangkaian Op_Amp	57
3.12	Konfigurasi pin IC MT8870	57
3.13	Rangkaian DTMF MT8870	58
3.14	Rangkaian LCD.....	59
3.15	Signal Sinusoida Direct Digital Synthesis.....	60
3.16	Flowchart Program Utama.....	62
3.17	Flowchart Program Pendukung.....	63
4.1	Rangkaian DAC R2R	65
4.2	Hasil pengujian sinusioda pada rangkaian DAC R2R.....	65
4.3	Rangkian Keseluruhan.....	68
4.4	Hasil DTMF tone 0.....	69
4.5	Hasil DTMF Tone 1	69
4.6	Hasil DTMF Tone 2	70

DAFTAR TABEL

2.1 Fungsi Khusus Port 3.....	8
2.2 Register Bank.....	11
2.3 Byte Special Function Register.....	12
2.4 Bit Pemilih mode timer.....	17
2.5 Alokasi frekuensi DTMF.....	25
2.6 Fungsi Tranasfer dari input menjadi output.....	26
2.7 Konfigurasi tone dialing dan angka.....	28
2.8 Fungsi tiap pin LCD.....	36
2.9 Intruksi pada LCD.....	37
2.10 Pemilihan register pada LCD.....	39
4.1 Hasil Perhitungan dan pengukuran konversi digital to analog.....	65
4.2 Hasil Perhitungan dan pengukuran konversi digital to analog.....	66
4.3 Hasil pengukuran DTMF.....	74
4.4 Hasil Pengujian Frekuensi LOW secara Keseluruhan.....	75
4.5 Hasil Pengujian Frekuensi HIGH secara Keseluruhan.....	76

4.7 Hasil DTMF Tone 3	70
4.8 Hasil DTMF Tone 4	70
4.9 Hasil DTMF Tone 5	71
4.10 Hasil DTMF Tone 6	71
4.11 Hasil DTMF Tone 7	71
4.12 Hasil DTMF Tone 8	72
4.13 Hasil DTMF Tone 9	72
4.14 Hasil DTMF Tone 10	72
4.15 Hasil DTMF Tone 11	73
4.16 Hasil DTMF Tone 12	73
4.17 Hasil DTMF Tone 13	73
4.18 Hasil DTMF Tone 14	74
4.19 Hasil DTMF Tone 15	74

BAB I

PENDAHULUAN

1.1. Latar Belakang

Perkembangan teknologi informasi dan elektronika saat ini berkembang pesat. Perkembangan ini dapat dilihat dengan banyaknya alat-alat komunikasi. Alat-alat komunikasi tersebut dalam menyampaikan data terkadang penyampaiannya tidak selalu dapat disampaikan ke tujuan dengan benar. Banyaknya gangguan seperti noise dalam penyampaian inilah yang terkadang menghambat penyampaian data.

Alat control jarak jauh dinilai tepat membantu kita dalam menjalankan pekerjaan dengan lebih efisien, praktis dan nyaman. Dalam kehidupan sehari-hari sudah banyak dijumpai alat akuisisi data yang menggunakan bermacam-macam media komunikasi pada aplikasinya saluran telepon, seperti alat yang dibuat diatas yaitu perencanaan dan pembuatan alat sistem akuisisi data yang dilengkapi DTMF dengan memakai DDS.

Dengan adanya alat yang dibuat maka akan terjaga kerahasiaan datanya dari kebocoran pada saat mengirim data memakai DTMF yang dilengkapi dengan sistem DDS.

1.2. Perumusan Masalah

Berdasarkan uraian pada latar belakang diatas, maka dalam skripsi ini dapat dirumuskan permasalahan sebagai berikut:

1. Mengetahui lebih dalam tentang DDS (*Direct digital synthesis*).

2. Mengetahui prinsip kerja DTMF (*Dual Tone Multiple Frequency*).
3. Bagaimana cara membuat alat sistem akuisisi data yang dilengkapi DTMF dengan memakai DDS.

1.3. Tujuan

Adapun tujuan yang ingin dicapai dalam skripsi ini adalah merancang dan membuat alat sistem akuisisi data yang dilengkapi DTMF dengan memakai DDS dan menampilkan hasil data ke dalam LCD.

1.4. Batasan Masalah

Agar pembahasan dari perencanaan dan pembuatan sistem akuisisi data yang dilengkapi DTMF (*Dual Tone Multi Frequency*) dengan memakai DDS (*direct digital synthesis*) tidak meluas maka perlu adanya pembatasan permasalahan yang meliputi :

1. Perangkat keras yang digunakan IC mikrokontroler AT89S51 dan IC MT8870.
2. Menggunakan DDS (*Direct digital synthesis*).
3. Memakai DAC menggunakan R2R.
4. Memakai ADC mengubah frekuensi analog ke digital.
5. Menggunakan DTMF (*Dual Tone Multi Frequency*) sebagai demodulator
6. Menggunakan LCD sebagai penampil data.

Batasan masalah yang akan dibahas pada skripsi ini menitikberatkan pada penggunaan DTMF dan DDS.

1.5. Metodologi Penelitian

Dalam penulisan skripsi ini penulis menggunakan metode-metode sebagai berikut:

1. Studi literatur yang berhubungan dengan perancangan dan pembuatan alat.
2. Perencanaan dan pembuatan alat sistem akuisisi data yang dilengkapi DTMF dengan memakai DDS.
3. Pelaksanaan uji coba alat sistem akuisisi data yang dilengkapi DTMF dengan memakai DDS.
4. Hasil dari data alat diperlihatkan lewat LCD.
5. Kesimpulan dari perencanaan dan pembuatan alat.

1.6. Sistematika Penulisan

Tugas akhir ini disusun berdasarkan sistematika penulisan sebagai berikut:

BAB I: Pendahuluan

Pada bab ini dibahas latar belakang masalah, perumusan masalah, batasan masalah, tujuan, metodologi pembahasan dan sistematika penulisan.

BAB II : Landasan Teori

Pada bab ini dibahas tentang teori-teori yang mendukung dalam perancangan dan pembuatan alat sistem akuisisi data yang dilengkapi DTMF (*Dual Tone Multi Frequency*) dengan memakai DDS (*direct digital synthesis*).

BAB III: Perancangan Dan Pembuatan Alat

Pada bab ini dibahas tentang perancangan dan pembuatan keseluruhan sistem akuisisi data dilengkapi DTMF memakai DDS.

BAB IV : Pengujian Alat

Pada bab ini akan dilakukan pengujian alat dari sistem akuisisi data dilengkapi DTMF memakai DDS dan memuat hasil dari pengujian alat ini.

BAB V : Penutup

Pada bab ini akan disampaikan kesimpulan dari perancangan dan pembuatan sistem ini.

BAB II


LANDASAN TEORI

2.1. Mikrokontroler AT89S52

Mikrokontroler AT89S52 merupakan IC mikrokontroler dengan konsumsi daya rendah dengan performansi tinggi dan *compatible* dengan produk MCS-52, memiliki struktur sebagai berikut :

1. 8 bit CPU (*central processing unit*) / merupakan mikrokontroler 8 bit.
2. 8 Kbyte *Flash Programmable And Erasable Read Only Memory* (PEROM).
3. 256 x 8 bit Internal RAM.
4. 32 pin I/O yang tersusun dalam 4 port (P0, P1, P2, P3) dengan setiap port terdiri dari 8 bit.
5. Memiliki 6 sumber interupsi.
6. 3 *Timer / Counter* 16 bit
7. *Full Duplex* serial port yang dapat diprogram.
8. *On Chip Oscillator*.
9. *Watchdog Timer*
10. Dual data pointer.
11. Flexible ISP Programming.


Secara lengkap struktur dari mikrokontroler AT89S52 dapat ditunjukkan pada gambar 2.1:



Gambar 2.1 Blok Diagram Mikrokontroler AT89S52

2.1.1. Definisi Pin Mikrokontroler AT89S52

Mikrokontroler AT89S52 memiliki 40 Pin yang didefinisikan seperti pada gambar 2.2:



Gambar 2.2 Konfigurasi pin AT89S52^[1]

1. Vcc : Catu daya (supply tegangan).
2. Gnd : Ground.
3. Port 0 : Port 0 merupakan port 8 bit yang bersifat open drain dua arah. Sebagai port keluaran, tiap pin dapat menerima 8 masukan TTL. Saat logika 1 dituliskan pada port, pin port dapat digunakan sebagai masukan dengan impedansi tinggi.
4. Port 1: Port ini merupakan port I/O bidirectional dengan internal pull-up. Output Port ini dapat mendayai atau menerima 4 masukan TTL. Jika suatu logika 1 dituliskan pada port ini, maka port akan dibuat tinggi oleh *pull-up* internal dan dapat digunakan sebagai masukan. Pada saat sebagai port masukan, port ini akan dibuat rendah dan port ini akan mendayai karena adanya *pull-up* internal.

5. Port 2: Port ini merupakan port I/O bidirectional dengan internal *pull-up*. Penyangga pada port ini mampu menangani 4 masukan TTL. Jika logika 1 dituliskan pada port ini, maka port akan dibuat tinggi oleh *pull-up* internalnya.
6. Port 3: Port ini merupakan port I/O bidirectional dengan internal *pull-up*. Output Port ini dapat mendayai atau menerima 4 masukan TTL. Jika suatu logika 1 dituliskan pada port ini, maka port akan dibuat tinggi oleh *pull-up*. Selain sebagai port parallel port ini juga mempunyai fungsi khusus yaitu :

Tabel 2.1 Fungsi khusus Port 3^[1]


Port Pin	Fungsi Khusus
P3.0	RXD (masukan port serial (UART))
P3.1	TXD (keluaranan port serial (UART))
P3.2	INT0 (masukan interupsi luar 0)
P3.3	INT1 (masukan interupsi luar1)
P3.4	T0 (masukan luar Timer / Counter 0)
P3.5	T1 (masukan luar Tmer)
P3.6	WR (pulsa penulisan data memori luar)
P3.7	RD (pulsa pembacaan memori luar)

7. Reset: Masukan untuk reset. Suatu logika *high* selama dua siklus pada pin reset akan menyebabkan terjadinya proses reset.
8. ALE: *Adres latch enable* merupakan suatu pulsa keluaran untuk mengaitkan (*latch*) byte bawah dari alamat selama mengakses memori luar.
9. PSEN: *Program store enable* adalah pulsa pengaktif untuk membaca program memori luar. Saat Mikrokontroler melaksanakan instruksi dari program memori luar, PSEN akan diaktifkan dua kali siklus mesin, kecuali pada saat mengakses data memori luar.

10. EA/VPP: *External access enable*. EA harus dihubungkan dengan ground jika ingin mengakses dari program memori luar dengan alamat 0000H sampai FFFFH. EA harus dihubungkan ke V_{CC} jika menggunakan program memori internal.
11. XTAL1: Masukan untuk penguat inverting osilator dan masukan rangkaian *clock* internal.
12. XTAL2: Keluaran dari penguat inverting osilator.

2.1.2. Organisasi Memori


Didalam Mikrokontroler AT89S52 telah dibedakan antara program memori dan data memori. Untuk program memori AT89S52 mempunyai Flash memori internal (PEROM) dengan kapasitas 8 Kbyte, kapasitas ini bisa dinaikan menjadi maximal 64 Kbyte dengan menambah memori eksternal. Secara otomatis Mikrokontroler akan mengakses memori eksternal jika alamat program (*address*) melebihi alamat 0FFFh. Organisasi memori AT89S52 dapat dilihat pada gambar 2.3:



Gambar 2.3 Organisasi Program Memori^[1]

Sedangkan untuk data memori AT89S52 memiliki RAM internal yang berkapasitas 256 byte, kapasitas ini dapat dinaikan menjadi maximal 64 Kbyte

dengan menambah memori eksternal. Data memori dibagi menjadi dua bagian yaitu register khusus yang digunakan oleh mikrokontroler (SFR) dan register yang dapat dipakai oleh pengguna. RAM (*Random Access Memori*) merupakan memori yang bersifat mudah terhapus isinya jika aliran listrik diputus, karena itu RAM tidak digunakan untuk menyimpan program tetapi untuk menyimpan data sementara. Peta dari RAM internal pada MCS-52 dapat ditunjukkan pada gambar 2.4:



Gambar 2.4 Peta memori RAM internal^[1]

Pada gambar diatas terlihat bahwa RAM internal 256 byte terbagi menjadi beberapa bagian. Untuk alamat bawah yang pertama yaitu 00h sampai 7Fh sebanyak 128 byte yang terbagi dalam tiga besar berdasarkan kegunaanya yaitu :

a. Register Bank 0 – 3

- Lokasi register bank dimulai dari 00h – 1Fh terdiri dari 32 byte.

- Register bank ini terdiri dari empat buah register 8 bit yang dapat dipilih melalui pengaturan RS0 dan RS1 yang merupakan bit ke 3 dari program status *word register*.

b. Bit Addressable

- Lokasi register ini dimulai dari 20h – 2Fh
- Register ini bersifat *Addressable*, artinya bahwa perubahan dapat dilakukan per bit, tidak perlu per byte (8 bit). Fitur ini sangat berguna untuk meng-*on-off* kan suatu bit. Lokasi ini juga dapat dialamati secara langsung untuk 128 byte yang tersedia.


c. Scratch Pad

Lokasi register ini dimulai dari 30h – 7Fh yang digunakan untuk keperluan apa saja termasuk untuk alokasi stack pointer.

Tabel 2.2 Register Bank^[1]

RS0	RS1	Register Bank	Address
0	0	0	00H - 07H
0	1	1	08H - 09H
1	0	2	10H - 17H
1	1	3	18H - 1FH

Setelah RAM 128 byte yang pertama, di atasnya diletakkan alamat untuk SFR (*Special Function Register*), perlu diingat bahwa RAM 256 byte atas sama dengan alamat SFR yaitu 80H – FFH, seperti ditunjukkan pada gambar 2.5:



Gambar 2.5 Memori internal (RAM) dan SFR^[1]

2.1.2.1. *Special Function register (SFR)*

SFR merupakan register dengan fungsi khusus. SFR pada mikrokontroler MCS-52 memiliki alamat 80H - FFH sehingga terdapat 256 lokasi untuk alamat SFR. Dari alamat-alamat ini hanya beberapa saja yang digunakan oleh SFR.

Tabel 2.3 Byte Special Function Register ^[1]

Simbol	Nama	Address
ACC	Accumulator	0E0H
B	B Register	0F0H
PSW	Program status Word	0D0H
SP	Stack Pointer	81H
DPTR	Data Pointer	
DPL	Low Byte	82H
DPH	High Byte	83H
P0	Port 0	80H
P1	Port 1	90H
P2	Port 2	0A0H
P3	Port 3	0B0H
IP	Interrupt Priority Control	0B8H
IE	Interrupt Enable Control	0A8H
TMOD	Timer/Counter Mode Control	89H
TCON	Timer/Counter Control	88H
TH0	Timer/Counter 0 High Control	8CH
TL0	Timer/Counter 0 Low Control	8AH

2.1.2.2. Program status Word (PSW)

Program status word berguna untuk memilih bank memori yang aktif, selain itu PSW juga memiliki kegunaan yang lain. Kegunaan lain itu dapat dilihat dari masing-masing bit penyusun PSW. PSW ini bersifat *bit-addressable* artinya bit-bitnya masing-masing dapat dirubah tanpa harus merubah satu kesatuan byte.

Berikut adalah bit-bit penyusun PSW :

Posisi	PSW.7	PSW.6	PSW.5	PSW.4	PSW.3	PSW.2	PSW.1	PSW.0
Bit	CY	AC	F0	RS1	RS0	OV	-	P

Keterangan :

Bit CY : Bit *Carry Flag*

Bit AC : Bit *Auxiliary Carry Flag*

Bit F0 : Flag 0 untuk kegunaan umum

Bit RS1 : Bit pemilih bank memori

Bit RS0 : Bit pemilih bank memori

Bit OV : Bit *Overflow Flag*

Bit PAW.1 : Bit didefinisikan pemakai

Bit P : Bit Parity. Menunjukkan jumlah bit 1 pada accumulator

2.1.2.3. Power Control Register (PCON)

Register Power Control beralamat di 87H berguna untuk mengatur kebutuhan daya mikrokontroler. Dengan adanya register pengatur daya ini memungkinkan mikrokontroler ke mode "*idle*" atau "*sleep*" yang mana akan

menghemat pemakaian daya. Selain itu ada bit-bit pada register PCON ini untuk mengatur *Baud Rate* pada serial port. Bit-bit pada PCON adalah sebagai berikut:

MSB							LSB
SMOD	-	-	-	GF1	GF0	PD	IDL

Keterangan :

Bit SMOD : Digunakan untuk membuat dobel (2 kali) baud rate pada timer 1

Bit - : Tidak digunakan, untuk pengembangan selanjutnya

Bit GF1 : Bit Flag serbaguna

Bit GF0 : Bit Flag serbaguna

Bit PD : Bit power down. Bila berlogika 1 mode power down aktif

Bit IDL : Bit idle mode. Aktif jika berlogika 1

2.1.2.4. Accumulator

Dari namanya dapat diketahui bahwa fungsi dari accumulator adalah pengumpul. SFR. Register ini merupakan register yang banyak dipakai. Untuk semua operasi aritmatika biasanya menggunakan/melibatkan accumulator. Alamat dari accumulator adalah E0H.

2.1.2.5.B Register

B Register beralamat di F0H. Register ini digunakan untuk operasi perkalian dan pembagian. Contoh instruksi yang menggunakan register ini adalah:

Mul AB ; kalikan isi pada accumulator dan pada B register

Div AB; membagi isi accumulator dengan isi B register, accumulator akan berisi hasil bagi dan B register akan berisi sisa pembagian.

2.1.2.6. Stack Pointer (SP)

Stack pointer adalah penunjuk *stack* yang memiliki alamat di 81H. Isi register ini mengindikasikan dimana nilai selanjutnya yang harus diambil oleh *stack* pada RAM internal. Jika anda memasukan (*PUSH*) suatu nilai ke *stack*, maka nilai tersebut akan dituliskan pada alamat SP+1 (alamat SP ditambah satu). Jika SP berisi 07H kemudian suatu instruksi *PUSH* dijalankan, maka nilai yang dimasukan akan dituliskan pada alamat 08H. Nilai *default* untuk *stack pointer* adalah berada pada alamat 07H.

2.1.2.7. Data Pointer (DPTR)

Data Pointer (DPTR) yang berukuran 16 bit terdiri dari dua register yaitu DPL (*Data Pointer Low byte*) yang beralamat di 82H dan DPH (*Data Pointer High byte*) yang beralamat di 83H. *Data Pointer* digunakan untuk membentuk alamat berukuran 16 bit untuk mengakses memori luar.

2.1.3. Timer/Counter

Pada mikrokontroler keluarga MCS-52 terdapat dua buah *Timer/Counter*. Dengan adanya *timer/counter* menambah fungsionalitas dari mikrokontroler ini. Sebagaimana peralatan lain pada mikrokontroler ini, *timer/counter* juga diatur oleh SFR (*Special Function Register*) yaitu *Timer/Counter Control* (TCON alamat 88H), dan *Timer/Counter Mode Control* (TMOD alamat 89H). Selain itu

nilai byte bawah dan byte atas dari *Timer/Counter* disimpan dalam register TL dan TH. Jika difungsikan sebagai timer maka akan menggunakan sistem *clock* sebagai sumber masukan pulsanya, kemudian jika difungsikan sebagai *counter* (penghitung) maka akan menggunakan pulsa dari eksternal sebagai masukan pulsanya. Sebagaimana diketahui port 3 pada fungsi khususnya terdapat T0 (masukan luar untuk *Timer/Counter* 0) dan T1 (masukan luar untuk *Timer/Counter*1).

2.1.3.1.Register TMOD

Register TMOD dibagi menjadi 2 bagian secara simetris, yaitu bit 0 – 3 register TMOD (TMOD bit 0..TMOD bit 3) dipakai untuk mengatur timer 0, dan bit 4 sampai 7 register TMOD (TMOD bit 4..TMOD bit 7) dipakai untuk mengatur timer 1, susunan bit dapat dilihat dibawah ini :

MSB				LSB			
Timer/Counter 1				Timer/Counter 0			
GATE	C/T	M1	M0	GATE	C/T	M1	M0

Keterangan :

Bit GATE = Jika bit ini diset timer akan berjalan hanya jika INT1 (P3.3) sedang tinggi. Jika bit ini diclear timer akan berjalan tanpa mempertimbangkan kondisi INT1.

Bit C/T = Saat bit ini diset *timer* akan menghitung kejadian pada T1 (P3.5) sebagai fungsi *counter*. Jika bit ini diclear maka *timer* akan menghitung tiap siklus mesin (sebagai fungsi *timer*).

Bit M0 dan M1 bit *mode Timer/Counter*

Tabel 2.4 Bit pemilih mode timer

M1	M0	Timer Mode	Keterangan
0	0	0	13 bit timer
0	1	1	16 bit timer
1	0	2	8 bit auto reload
1	1	3	split mode

2.1.3.2. Register TCON

Register TMOD dibagi menjadi 2 bagian secara simetris, bit 0 sampai 3 register TMOD (TMOD bit 0 .. TMOD bit 3) dipakai untuk mengatur Timer 0, bit 4 sampai bit 7 register TMOD (TMOD bit 4 .. TMOD bit 7) dipakai untuk mengatur timer 1, susunan bit dapat dilihat dibawah ini :

MSB				LSB			
bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0

Keterangan :

Bit (7) TF1 = *Timer 1 overflow*, diset oleh Mikrokontroler jika hitungan timer 1 melimpah (*overflow*).

Bit (6) TR1 = *Timer 1 Run*, jika bit ini diset maka timer 1 on, jika bit ini diclear maka timer 1 off.

Bit (5) TF0 = *Timer 0 overflow*, bit ini diset oleh Mikrokontroler saat timer 0 melimpah.

Bit (4) TR0 = *Timer 0 Run*, jika bit ini diset maka timer 0 on, jika diclear maka timer 0 off.

Bit (3) IE1 = *Interrupt 1 edge flag*. Diset oleh hardware jika sisi suatu sela luar terdeteksi. Diclear jika instruksi RET1 dijalankan.

Bit (2) IT1 = *Interrupt 1 type*. Berhubungan dengan sela luar 1. Fungsinya sama dengan IT0.

Bit (1) IE0 = *Interrupt 0 edge flag*. Diset oleh *hardware* jika sisi suatu sela luar terdeteksi. *Diclear* jika instruksi RET1 dijalankan.

Bit (0) IT0 = *Interrupt 0 type*. Sela luar 0 diterima melalui bit 2 pada port 3. Jika bit ini diset, maka INT0 dikenali pada sisi turun sinyal. Jika bit ini *diclear* maka suatu sela akan dikenali pada saat suatu sinyal *low*.

2.1.4. Metode Pengalamatan

Metode pengalamatan dengan menggunakan bahasa pemrograman *assembler* pada Mikrokontroler keluarga MCS-52 adalah sebagai berikut:

a. Pengalamatan Tak Langsung

Operand pengalamatan tak langsung menunjuk kearah sebuah register yang berisi lokasi alamat memori yang akan digunakan didalam operasi. Lokasi yang nyata tergantung pada isi register saat instruksi dijalankan. Untuk melaksanakan pengalamatan tak langsung digunakan simbol @.

ADD A,@R0 ; Tambahkan isi RAM yang lokasinya; ditunjukkan oleh register R0 ke Accumulator

DEC @R1; Kurangi satu isi Ram yang alamatnya; oleh register R1

MOVX @DPTR,A; Pindahkan isi dari accumulator ke memori luar; yang lokasinya ditunjukkan oleh data pointer

b. Pengalamatan Langsung

Pengalamatan langsung dilakukan dengan memberikan nilai ke suatu register secara langsung. Untuk melaksanakannya digunakan tanda #.

MOV A,#01H ; Isi accumulator dengan bilangan 01H.

MOV DPTR,#20CDH ; Isi register DPTR dengan bilangan 20CDH.

Pengalamatan data langsung dari 0 sampai dengan 127 akan mengakses RAM internal, sedangkan pengalamatan dari 128 sampai 255 akan mengakses register perangkat keras.

MOV P3,A ; Pindahkan isi accumulator ke alamat data.

B0H ; (B0H adalah alamat port 3).

INC 60 ; Naikkan lokasi 60 (desimal) menjadi bernilai *high*.

c. Pengalamatan Bit.

Pengalamatan bit adalah penunjukan alamat lokasi bit baik dalam lokasi RAM internal (byte 32 sampai 37) maupun bit perangkat keras. Untuk melakukan pengalamatan bit digunakan simbol titik (.),

SET P1.3 ; Ubah bit ke 3 pada port 1 menjadi bernilai *high*

d. Pengalamatan Kode

Terdapat tiga macam yang dibutuhkan dalam pengalamatan kode, yaitu relative jump, in-block jump atau call dan long jump.

2.2. ADC (*Analog Digital Converter*) 0804

Agar dapat mengukur atau mengolah suatu variabel fisik yang umumnya dalam besaran analog dengan piranti digital, variabel tersebut harus diubah dahulu menjadi variabel digital yang nilainya proporsional dengan nilai variabel yang akan diukur atau diolah. Konversi ini dilakukan oleh konverter analog ke digital, ADC (*Analog to Digital Converter*).

Resolusi ADC didefinisikan sebagai *voltage input* yang diperlukan untuk 1 bit *output* dan dapat dinyatakan dengan persamaan berikut :

$$\text{Res} = \frac{E}{2^N - 1}$$


Atau jika dinyatakan dalam % Resolusi :

$$\% \text{ Res} = \frac{E}{2^N - 1} \times 100 \%$$

Resolusi ADC mengacu pada jumlah bit dalam keluaran biner ADC. Resolusi ADC 8-bit sama dengan $\left(\frac{1}{255}\right) \times 100 \%$.

Spesifikasi penting selain ketelitian (akurasi) dan linearitas adalah waktu konversi (*converse time*). Waktu konversi ADC adalah waktu yang diperlukan ADC untuk menghasilkan kode biner yang valid untuk tegangan masukan yang diberikan. Semakin pendek waktu konversi, maka kecepatan konverter itu semakin tinggi. ADC yang banyak digunakan adalah :

1. *Counting* atau *Counter* ADC
2. *Successive Approximation* ADC (SAC)
3. *Paralel-Comparatoe* atau flash ADC
4. *Dual slope* atau ratiometrik ADC



Gambar 2.6 Konfigurasi PIN ADC 0804^[2]

Fitur ADC 0804 :

- Kompatibel dengan mikroprosesor atau mikrokontroler tanpa memerlukan rangkaian *interfacing*.
- Dapat beroperasi dalam mode *stand alone* atau diinterfacekan ke mikroprosesor atau mikrokontroler
- Input tegangan analog yang differensial
- Generator clock on chip
- Tegangan input analog 0-5 V

Spesifikasi :


- Resolusi 8 bit
- Error total ± 1 LSB
- Waktu konversi 100 μ s
- Supply tegangan 5 V
- Bekerja pada temperatur 0° C sampai 70° C

2.3. DAC R2R.

DAC digunakan untuk mengkonversi data digital menjadi sinyal analog. Pada umumnya semua bentuk konverter digital ke analog akan menghasilkan

suatu keluaran yang berupa arus dan tegangan yang merupakan bentuk hasil perkalian antara tegangan analog referensi dengan data digital tertentu (*Multiplying D/A Converter*).

Karena konverter digital ke analog ini banyak macamnya, maka pada umumnya dipakai cara konversi dengan rangkaian resistor berbobot (*binary weighted resistor*) dimana posisi dari bit digital yang akan diberikan akan menghasilkan besar arus tegangan yang sesuai bobot biner pada data digital. Didalam penerapannya, cara pemakaian harga tahanan yang bervariasi akan menimbulkan kesulitan dalam memilih harga tahanan yang sesuai, sehingga dipakai rangkaian tangga tahanan R2R yang lebih sederhana.



Gambar 2.7 Rangkaian DAC dengan R-2R Ladder^[3]

Tahanan keluaran V_{out} dapat dihitung dengan rumus berikut :

$$V_{out} = -\frac{R_f}{R} V_{ref} \left(\frac{D_0}{2^n} + \frac{D_1}{2^{n-1}} + \frac{D_2}{2^{n-2}} \right) - \left(\frac{D_{(n-2)}}{2^2} + \frac{D_{(n-1)}}{2^1} \right)$$

Dimana : $D_0 \dots D_1 =$ bernilai 1 atau 0


n = banyaknya bit masukan

V_{ref} = tegangan referensi

2.4. Penguat (Op-Amp)

Amplifier atau lazim disebut penguat dalam suatu rangkaian dapat difungsikan dalam suatu rangkaian penguat sinyal input, rangkaian penjumlahan tegangan input, rangkaian pembanding antara 2 sinyal input, rangkaian filter dan masih banyak lagi.

Rangkaian penguat ini sangat sederhana dalam pemakaiannya baik secara merangkainya maupun dalam penggunaannya. Rangkaian ini terdiri dari kombinasi antara penguat operasional yang dirangkai bersama komponen pasif tahanan atau kondensator. Dengan kombinasi ini dapat dikembangkan lagi menjadi rangkaian yang mempunyai spesifikasi khusus seperti rangkaian instrumentasi, rangkaian isolator, dan lain sebagainya. Gambar 2.8 menunjukkan simbol dari op-amp dengan lima terminal dasar terdiri dari 2 terminal catu daya, 2 terminal input atau masukan yaitu (+) dan (-) dan terminal *output* atau keluaran dari op-amp



Gambar 2.8. Simbol Op-Amplifier^[4]

2.5. DTMF (*Dual Tone Multiple Frequency*)

DTMF (*Dual Tone Multiple Frequency*) merupakan metode yang paling banyak digunakan dalam bidang telekomunikasi. Sebagian besar industri telekomunikasi menggunakan sistem DTMF sebagai *tone dialer* karena lebih efisien dan memberikan kecepatan dalam melakukan *dialing*. Dalam perkembangannya, pensinyalnya DTMF tidak saja digunakan untuk sistem *dialing* saja namun akan digunakan untuk sistem komunikasi data, pengendali jarak jauh melalui telepon, mesin penjawab telepon dan lain-lain.

DTMF menggunakan 16 buah audio frekuensi yang merupakan sistem sinyal frekuensi ganda. Dalam sistem ini, sebuah frekuensi tersusun atas sebuah kombinasi dari 2 buah audio frekuensi, yaitu *low group* dan *high group*, yang dipilih satu demi satu pada tiap frekuensi (lebih tinggi atau lebih rendah) yang membentuk sebuah pasangan nada. Penekanan masing-masing *keypad* akan dialokasikan dan dihubungkan dengan sebuah angka atau kode. Alokasi frekuensi DTMF seperti ditunjukkan pada tabel berikut ini :

Tabel 2.5 Alokasi frekuensi DTMF^[5]

Low frequency (Hz)	High frequency (Hz)			
	1209	1336	1477	1633
697	1	2	3	A
770	4	5	6	B
852	7	8	9	C
941	#	0	*	D

Dari tabel 2.5 dapat di baca bahwa setiap penekanan tombol di pesawat telepon, telpon akan membangkitkan dua nada (*tone*) yaitu nada berfrekwensi tinggi dan satu nada berfrekwensi rendah. Kedua sinyal tersebut dikirimkan ke penerima.

2.5.1 Rangkaian DTMF Decoder

Untuk menangkap tombol apa yang ditekan oleh penelepon maka peranti pertama yang harus disediakan adalah peranti yang bertugas mendeteksi sinyal apa yang dikirimkan. Jika sinyal yang dikirimkan bukan sinyal bicara melainkan sinyal yang dikarenakan penekanan tombol telepon maka dapat digunakan tabel 2.5 untuk melakukan pendekode-an. Untuk itu diperlukan sebuah rangkaian elektronik yang mendapat masukan dari kabel telepon dan keluaran bilangan hasil pendekodean sinyal tersebut.

Jika dilihat tombol tombol yang di kodekan ada 16 buah, digunakan 2 buah nada dengan variasi nilai masing masing nada 4 nilai. Keluaran dari rangkaian ini yang diharapkan adalah bilangan biner 4 digit. Dari tabel 2.5 dapat

di buat tabel 2.6 dibawah ini yang menunjukkan konversi masukan menjadi keluaran. Karena ada 16 buah keluaran sebetulnya keluaran ini jika dilambangkan dengan bilangan biner dapat diwakili dengan 4 bit bilangan biner dari 0000 sampai dengan 1111.


Tabel 2.6 Fungsi Transfer dari input menjadi *output*^[5]

Frekwensi rendah	Frekwensi Tinggi	Tombol yang ditekan
679 Hz	1209 Hz	1
679 Hz	1366 Hz	2
679 Hz	1477 Hz	3
679 Hz	1633 Hz	A
770 Hz	1209 Hz	4
770 Hz	1366 Hz	5
770 Hz	1477 Hz	6
770 Hz	1633 Hz	B
852 Hz	1209 Hz	7
852 Hz	1366 Hz	8
852 Hz	1477 Hz	9
852 Hz	1633 Hz	C
941 Hz	1209 Hz	*
941 Hz	1366 Hz	0
941 Hz	1477 Hz	#
941 Hz	1633 Hz	D

Untuk keperluan mendekode masukan tersebut diperlukan sebuah peranti elektronika dengan masukan sinyal telepon dan keluaran logika 4 bit. Untuk keperluan ini dapat digunakan salah satu produk IC *Dual Tone Multiple Frequencies Dekoder* yaitu MT8770 produk MITEL.

2.6 Mikrokontroller MT8870

Dekoder DTMF MT8870, Decoder DTMF merupakan rangkaian yang dapat menghasilkan kode biner dari sinyal DTMF. Untuk kebutuhan tersebut, untuk saat ini dipasaran telah tersedia rangkaian DTMF dalam bentuk IC (*integrated circuit*). Salah satunya adalah produksi MITEL, yaitu MT8870. DTMF MT8870 mempunyai bentuk yang kecil, berdaya rendah, dapat diandalkan, dan dapat dioperasikan pada suhu -40 C sampai 80 C.



Gambar 2.9 Konfigurasi pin IC MT 8870^[5]


Decoder ini mengkodekan sinyal– sinyal DTMF menjadi kode biner (*binary code*) 4 bit. Decoder ini telah dilengkapi dengan filter untuk frekuensi tinggi (*high frequency*) dan frekuensi rendah (*low frequency*) serta sebuah digital decoder. Filter menggunakan *switched capacitor* untuk membedakan frekuensi yang masuk, sedang decoder menggunakan teknik pencacahan (*counting techniques*)

secara digital untuk mendeteksi dan mengkodekan 16 buah pasangan frekuensi DTMF menjadi kode biner 4 bit. Selain itu, MT8870 juga dilengkapi dengan rangkaian internal penguat differential, *oscillator clock*, dan sebuah rangkaian latch 3 state pada bagian *output*. dengan demikian rangkaian external tambahan untuk membentuk sebuah decoder DTMF yang lengkap dapat dikurangi.

Tabel 2.7 Konfigurasi tone dialing dan angka^[5]

<i>Dial code</i>	<i>Input frequency (Hz)</i>	<i>DTMF decoder output</i>			
		Q4	Q3	Q2	Q1
1	1209 – 697	0	0	0	1
2	1336 – 697	0	0	1	0
3	1477 – 697	0	0	1	1
4	1209 – 770	0	1	0	0
5	1336 – 770	0	1	0	1
6	1477 – 770	0	1	1	0
7	1209 – 852	0	1	1	1
8	1336 – 852	1	0	0	0
9	1477 – 852	1	0	0	1
0	1633 – 941	1	0	1	0
*	1209 – 941	1	0	1	1
#	1477 – 941	1	1	0	0
A	1633 – 697	1	1	0	1
B	1633 – 770	1	1	1	0
C	1633 – 852	1	1	1	1
D	1633 – 941	0	0	0	0

Block diagram dari decoder MT8870 adalah sebagai berikut :



Gambar 2.10 Diagram blok IC MT8770^[5]

Fungsi masing-masing kaki *decoder* MT 8870 adalah sebagai berikut :

1. Non Inverting OP – AMP (IN +)
Sinyal dimasukan ke kaki ini apabila tidak diperlukan pembalikan fase.
2. Inverting OP – AMP (IN -)
Sinyal dimasukan ke kaki ini apabila diperlukan pembalikan fase.
3. Gain select (GS)
Kaki ini diperlukan untuk pemilihan penguatan sinyal. Apabila diperlukan penguatan, maka diperlukan sebuah resistor yang dihubungkan ke kaki ini.
4. Vref
Tegangan referensai nominal $\frac{1}{2}$ VDD digunakanebagai input bias.
5. Inhid (INH)
Digunakan dalam mendeteksi nada yang diwakili karakter A, B, C dan D.
6. Power Down (PD)
Logika high diberikan pada saat menerima sinyal (standbay mode)
7. OSC1
Kaki ini sebagai masukan dari crystal oscillator. Nilai crytal yang digunakan sebesar 3,579545 Mhz.
8. OSC2
Kaki ini sebagai keluaran dari crytal oscillator.
9. Ground (Vss)

10. Three State *Output Enable* (TOE)

Kaki ini berfungsi untuk mengendalikan data keluaran Q1, Q2, Q3, dan Q4. Bila kaki ini diberikan logika high, maka akan mengeluarkan data.

11. Q1 – Q4

Output data 4 bit.

12. Delayed Steering (StD)

Bila masukan mendeteksi nada – nada DTMF, maka kaki ini akan memberikan logika high dan sebaliknya.

13. Early Steering (Est)

Kaki ini akan mengeluarkan logika high apabila bagian digital algoritma pasangan nada – nada DTMF (sinyal kondisi). Bila sinyal kondisi tersebut hilang seketika, maka akan menyebabkan Est berlogika low.

14. Steering Input / Guard Bidirectional (St/GT)

Jika tegangan yang terdeteksi oleh St lebih besar daripada tegangan VTSt, maka menyebabkan pasangan nada yang terdeteksi untuk dicatat dan dilakukan penguncian keluaran yang terbaru. Jika tegangan yang dideteksi lebih kecil maka akan bebas menerima pasangan nada yang baru.

15. Power Supply (VDD)

Kaki ini dihubungkan ke sumber tegangan 5 Volt.

IC MT 8870 memerlukan komponen luar untuk menerima nada – nada DTMF. Komponen tersebut untuk penguat masukan, oscillator clock, dan rangkaian kendali.

Nilai R3 yang digunakan dalam penguat ditentukan dengan persamaan :


$$R3 = \frac{R2 \cdot R5}{R2 + R5} \dots\dots\dots (i)$$

Sedangkan penguatan tegangan dihitung dengan persamaan :

$$A_{v \text{ diff}} = \frac{R5}{R1} \dots\dots\dots (ii)$$

Dimana : A_{vdiff} = penguatan tegangan (kali).

Rangkaian oscillator sudah ada dalam IC ini secara internal, sehingga hanya memerlukan 1 komponen external, yaitu berupa crystal oscillator yang dipasang anantara kaki 7 dan kaki 8. Crystal yang digunakan bernilai 3,579545 Mhz. Rangkaian kendali berfungsi untuk mengendalikan *output* stD.



Gambar 2.12 Rangkaian dasar kendali^[5]

Logika high pada Est menyebabkan tegangan VC2 naik dan apabila logika pada Est kembali rendah kembali rendah, maka akan membuat tegangan VC2 turun.

2.7. Sistem DDS (*Direct digital synthesis*)

Sistem DDS (*Direct digital synthesis*) merupakan salah satu cara untuk menghasilkan sinyal sinusoida secara langsung. Inti dari sistem ini adalah arsitektur akumulator dengan resolusi mencapai mili Hertz dan frekuensi sinyal yang dihasilkan dapat diatur tergantung dari sinyal frekuensi referensi dan metode perancangan. Keluaran sistem DDS yang diproses oleh mikrokontroler berupa

arsitektur akumulator dengan resolusi mencapai mili Hertz dan frekuensi sinyal yang dihasilkan dapat diatur tergantung dari sinyal frekuensi referensi dan metode perancangan. Keluaran sistem DDS yang diproses oleh mikrokontroler berupa sinyal digital kemudian menjadi masukan untuk DAC (D/A converter) dan LPF (Low Pass Filter) untuk menghasilkan sinyal sinusoida yang sempurna.

Semua parameter kontrol sistem DDS berada dalam bentuk digital. Sistem DDS pada dasarnya terdiri atas akumulator fasa, LUT (Look Up Table), dan osilator sebagai pembangkit frekuensi referensi (clock). Sedangkan DAC (Digital To Analog Converter) dan LPF (Low Pass Filter) merupakan komponen-komponen penunjang sistem DDS

2.7.1 Kelebihan Dan Flesibilitas DDS

Kelebihan penggunaan Sistem DDS adalah karakteristik sistem DDS itu sendiri, dimana keutamaan dari sistem ini adalah memiliki setting time/kecepatan yang cepat dan memiliki resolusi frekuensi yang halus terhadap frekuensi keluaran, operasi atas suatu sepektrum frekuensi yang lebar dan dengan kemajuan dalam desain teknologi proses. Serta sangat ringkas dan sedikit membutuhkan daya. Sehingga sangat memungkinkan sistem DDS bisa lebih dikembangkan untuk desain alat yang berkaitan dengan aplikasi-aplikasi frekuensi hopping serta sistem-sistem yang berkaitan dengan peralatan pemancar radio, TV, peralatan test, dll.



Figure 1-4. Signal flow through the DDS architecture

Gambar 2.13 Signal Sinusoida *Direct digital synthesis (DDS)*^[6]

2.8 LCD (Liquid Crystal Display)

Merupakan komponen optoelektronik yaitu komponen yang bekerja atau dipengaruhi oleh sinar (optolistirk), komponen pembangkit cahaya (*Light Emiting*) dan komponen – komponen yang akan mengubah sinar. LCD terbuat dari bahan Kristal cair yang merupakan suatu komponen organik dan mempunyai sifat optik seperti benda padat meskipun bahan tetap cair.


Sel Kristal cair terdiri dari selapis bahan Kristal cair yang diapit antara dua kaca tipis yang transparan. Antara dua lembar kaca tersebut diberi bahan Kristal cair (*liquid crystal*) yang tembus cahaya. Permukaan luar dari masing – masing keeping kaca mempunyai lapisan penghantar tembus cahaya seperti oxide timah (*tin oxide*) atau oxide indium (*indium oxide*). Sel mempunyai ketebalan sekitar 1×10^{-5} meter dan diisi dengan crstal cair.

Karena sel – sel kristal cair merefleksikan cahaya dan bulan membangkitkan cahaya maka konsumsi daya yang dibutuhkan relatif rendah. Energi yang dipergunakan hanya untuk mengaktifkan kristal cair. Pada dasarnya LCD bekerja pada tegangan rendah (13 – 15 Vrms), frekuensi rendah (25 – 60 Hz) sinyal AC dan memakai arus listrik yang sangat kecil (25 – 300 μ A). LCD sering kali ditata sebagai tampilan *seven segment* untuk menampilkan angka tetapi

juga memiliki keistimewaan lain yaitu, kemampuan untuk menampilkan karakter dan berbagai macam simbol.

Salah satu jenis LCD diantaranya adalah LCD M1632. Suatu jenis piranti dengan konsumsi daya yang rendah, disusun dari dot matrik dan dikontrol oleh ROM atau RAM generator karakter dan RAM data display. Pengontrolan utamanya adalah pada ROM generator dan display data RAM yang menghasilkan kode ASCH jika padanya diberikan input ASCH. Untuk dapat difungsikan dengan baik maka perlu diperhatikan proses analisis yang telah ditentukan oleh pabrik pembuatannya. Timing penganalisan sangat dipertimbangkan, karena jika melesat sampai ordo/*milisecon* maka dapat dipastikan LCD tidak dapat berfungsi.

LCD Display Module M1632 buatan Seiko Instrument Inc. ini terdiri dari dua bagian, yang pertama merupakan panel LCD sebagai media penampil informasi dalam bentuk huruf/angka dua baris, masing – masing baris bisa menampung 16 huruf/angka. Bagian kedua merupakan sebuah sistem yang dibentuk dengan mikrokontroler yang ditempelkan dibalik pada panel LCD, berfungsi mengatur tampilan informasi serta berfungsi mengatur komunikasi M1632 dengan mikrokontroler yang memakai tampilan LCD itu. Dengan demikian pemakaian M1632 menjadi sederhana, sistem lain yang M1632 cukup mengirimkan kode – kode ASCH dari informasi yang ditampilkan seperti layaknya memakai sebuah printer.



Gambar 2.14. Rangkaian LCD M1632^[7]

Adapun karekteristik dari LCD M1632 antara lain :

- Dengan 16 karakter – 2 baris dalam bentuk dotmatrik 5x7 dan cursor
- *Duty ratio* 1/16
- Memiliki ROM pembangkit karakter untuk 192 jenis karakter
- RAM untuk data display sebanyak 80x8 bit
- Dapat dirangkai dengan MPU 8 bit / 4 bit
- RAM data display dan RAM pembangkit karakter dapat dibaca oleh MPU
- Memiliki fungsi intruksi anantara lain *display on/off*, *cursor on/off*, *display karakter blink*, *cursor shift* dan *display shift*.
- Memiliki rangkaian oscillator sendiri
- Catu tegangan tunggal yaitu $\pm 5V$
- Memiliki rangkaian *reset* otomatis pada catu daya yang dihidupkan.

LCD memiliki 16 pin, masing – masing memiliki fungsi sebagai berikut :

Tabel 2.8 Fungsi tiap pin LCD

No pin	Simbol	Level	fungsi	
1	Vss	-	Power supply	0 V (GND)
2	Vcc	-		5 V \pm 10%
3	VEE	-		For LCD drive
4	RS	H/L	Sinyal seleksi register H ; data input [register data (<i>write/read</i>)] L ; <i>instruction input</i> [register instruksi (<i>write</i>), <i>busy flag</i> dan <i>address counter (read)</i>]	
5	R/W	H/L	H ; <i>read</i> L ; <i>write</i>	
6	E	H	<i>Enable</i> signal [sinyal penanda mulai operasi, aktif saat operasi <i>write</i> atau <i>read</i>]	
7	DB0	H/L	4 <i>bit</i> bus data <i>lower 2</i> arah, dapat dibaca atau ditulis terhadap mikrokontroler	
8	DB1	H/L		
9	DB2	H/L		
10	DB3	H/L		
11	DB4	H/L	4 <i>bit</i> bus data <i>upper 2</i> arah, dapat dibaca atau ditulis terhadap mikrokontroler, DB7 juga sebagai <i>busy flag</i>	
12	DB5	H/L		
13	DB6	H/L		
14	DB7	H/L		
15	V+BL	-	Back Light Supply	4 – 4,2 V 50 – 200 mA
16	V-BL	-		0 V (GND)

Instruksi Operasi

Tabel 2.9 Instruksi pada LCD

Instruksi	RS	RW	D7	D6	D5	D4	D3	D2	D1	D0
Display Clear	0	0	0	0	0	0	0	0	0	1
Cursor Home	0	0	0	0	0	0	0	0	1	*
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S
Display On/Off	0	0	0	0	0	0	1	D	C	B
Cursor Display Shift	0	0	0	0	0	1	S/C	R/L	*	*
Function Set	0	0	0	0	1	DL	1	*	*	*
CG RAM Address Set	0	0	0	1	ACG					
DD RAM Address Set	0	0	1	ADD						
BF/Address Read	0	1	BF	AC						
Data Write to CG RAM	1	0	Write data							
Data Read from CG RAM	1	1	Read data							

*invalid bit

ACG : CG RAM *Address* dan ADD

DD RAM *Address*

Pada LCD janda terdapat instruksi – instruksi sebagai berikut :

1. Display *Clear*

Memberikan tampilan yang ada pada LCD serta menyimpan, sedangkan kursor kembali ke posisi semula.

2. *Cursor Home*

Hanya memberikan tampilan dan kursor kembali ke semula

3. Empty Mode Set : layar beraksi sebagai tampilan tulis

S : 1/10 = menggeser layar

1/0 : 1 = kursor bergerak ke kanan dan layar bergerak ke kiri

1/0 : 0 = kursor bergerak ke kiri dan layar bergerak ke kanan

4. Display On/Off Control

D : 1 = layar on

D : 0 = layar off

C : 1 = kursor on

C : 0 = kursor off

B : 1 = kursor berkedip – kedip

B : 0 = kursor tidak berkedip – kedip

5. Cursor Display Shift

S/C : 1 = LCD diidentifikasi sebagai layar

S/C : 0 = LCD diidentifikasi sebagai kursor

R/L : 1 = menggeser satu spasi ke kanan

R/L : 0 = menggeser satu spasi ke kiri

6. Fuction Set

DL : 1 = panjang data LCD pada 8 bit

DL : 0 = panjang data LCD pada 4 bit

Bit upper di transfer terlebih dahulu kemudian diikuti dengan 4 bit lower

N : 1/0 = LCD menggunakan 2 atau 1 baris karakter

P : 1/0 = LCD menggunakan 5 x 10 dot matrik

7. CG RAM address set : menulis alamat RAM ke karakter

8. DD RAM address set : menulis alamat RAM ke tampilan

9. BF/address set : BF = 1/0, LCD dalam keadaan sibuk atau tidak sibuk

10. Data write to CG RAM or DD RAM : membaca byte dari alamat terakhir RAM yang dipilih.

Operasi Dasar


- Register

Control dari LCD memiliki 2 buah register 8 bit yaitu register intruksi (IR) dan register data (DR). IR memiliki instruksi seperti *display*, *clear*, *cursor shift* dan *display data* (DD RAM) serta karakter (CG RAM). DR menyimpan data untuk ditulis ke DD RAM ataupun membaca data dari DD RAM maka DR secara otomatis menulis data ke DD RAM atau CG RAM. Ketika data pada CG RAM atau DD RAM akan dibaca maka alamat data ditulis pada IR. Sedangkan data akan dimasukkan melalui DR sehingga dapat dibaca oleh mikrokontroler.

Table 2.10 Pemilihan register pada LCD

RS	RW	Operasi
0	0	Seleksi IR, IR Write Display Clear
0	1	Busy Flag (DB7), @ Counter (DB0 – DB7) Read
1	0	Seleksi DR, DR Write
1	1	Seleksi DR, DR Read

- **Busy Flag**
 Busy Flag menunjukkan bahwa modul siap untuk menerima instruksi selanjutnya sebagaimana terlihat pada tabel diatas. Register seleksi sinyal akan melalui DB7 jika RS=0 dan R/W=1. Jika bernilai 1 maka sedang melakukan kerja internal dan instruksi tidak akan dapat diterima, oleh karena itu status dari flag harus diperiksa sebelum melaksanakan instruksi selanjutnya.
- **Address Counter (AC)**
 AC menunjukkan lokasi memori dalam modul LCD. Pemilihan lokasi alamat lewat AC diberikan lewat register instruksi (IR) ketika data pada A, maka AC secara otomatis menaikkan atau menurunkan alamat tergantung dari *Entry Mode Set*.
- **Display Data RAM**
 Pada LCD, masing – masing line memiliki *range* tersendiri. alamat itu diekspresikan dengan bilangan hexadecimal. Untuk line 1 *range* alamat berkisar antara 40H-4FH.
- **Character Generator ROM (CG ROM)**
 CG ROM memiliki tipe dot matrik 5x7, dimana pada LCD telah tersedia ROM sebagai pembangkit karakter dalam kode ASCH.
- **Character Generator RAM (CG RAM)**
 CG RAM dipakai untuk pembuatan karakter tersendiri melalui program. Adapun bentuk fisik dari LCD M1632 adalah pada gambar berikut :



Gambar 2.15 Liquid Crystal Display LCD^[7]

Sinyal interface M1632


Untuk berhubungan dengan mikrokontroler pemakai, M1632 dilengkapi dengan 8 jalur data (DB0 – DB7) yang dipakai untuk menyalurkan kode ASCH ataupun perintah pengatur kerjanya M1632. Selain itu dilengkapi pula dengan E, R/W, dan RS seperti layaknya komponen yang kompatibel dengan mikroprosesor.

Kombinasi lainnya E dan R/W merupakan sinyal standar pada komponen buatan Motorola. Sebaliknya sinyal \bar{R}/\bar{W} dari MCS51 merupakan sinyal khas intel dengan kombinasi sinyal WR dan RD.

RS, singkatan dari *Register select*, dipakai untuk membedakan jenis data yang dikirim ke M1632, kalau RS=0 data yang dikirim adalah perintah untuk mengatur kerja M1632, sebaliknya kalau RS=1 data yang akan dikirim adalah kode ASCH yang ditampilkan.

Demikian pula saat pengambilan data, saat RS=0 data yang diambil dari M1632 merupakan data status yang mewakili aktivitas M1632 dan saat RS=1 maka data yang diambil merupakan kode ASCH dari data yang ditampilkan.

Proses mengirim/mengambil data ke/dari M1632 bisa dijabarkan sebagai berikut :




Gambar 2.16 Mengirim/Mengambil Data Ke/Dari M1632^[7]

1. RS harus dipersiapkan dulu, untuk menentukan jenis data seperti yang telah dibicarakan di atas
2. R/W di nol kan untuk menandakan akan diadakan pengiriman data ke M1632. Data yang akan dikirim disiapkan di DB0..DB7, sesaat kemudian sinyal E di satu kan dan di nol kan kembali. Sinyal E merupakan sinyal sinkronisasi, saat E berubah dari 1 menjadi 0 data di DB0..DB7 diterima M1632.
3. Untuk mengambil data dari M1632 sinyal R/W di satu kan, menyusul sinyal E di satu kan. Pada suatu E menjadi 1, M1632 akan meletakkan datanya di DB0..DB7, data ini harus diambil sebelum sinyal E di nol kan kembali.

2.9 Buffer

Pada penguat inverting tegangan input diberikan pada tegangan terminal input negative sedangkan terminal positifnya dihubungkan dengan ground. Pada perancangan ini penguat inverting difungsikan sebagai *buffer*, dan menggunakan IC op amp LM741.

Rangkaian dasar penguat inverting adalah seperti yang ditunjukkan pada gambar 2-11 :



Gambar 2.17. Rangkaian Buffer^[8]

Penguatannya dapat dilihat dari persamaan dibawah ini :

$$A = \frac{V_{out}}{V_{in}}$$

$$A = \left[\begin{array}{c} RF \\ - - \\ Ri \end{array} \right]$$

$$A = \left[\begin{array}{c} RF \\ - - \\ Ri \end{array} \right] \times V_{in}$$


BAB III

PERENCANAAN DAN PEMBUATAN ALAT

Bab ini akan membahas tentang perencanaan dan pembuatan sistem akuisisi data dilengkapi DTMF memakai DDS yang meliputi perancangan perangkat keras (*hardware*) dan perangkat lunak (*software*), untuk lebih detailnya akan dijelaskan pada sub bab berikut ini :

3.1. Diagram Blok Rangkaian

Secara garis besar, prinsip kerja alat ini dapat digambarkan melalui blok diagram dibawah ini:



Gambar 3-1 Blok Diagram Rangkaian

Prinsip kerja dari blok diagram diatas adalah :

1. *Input Analog* sebagai contoh masukan data
2. *ADC (Analog to Digital Converter)* untuk mengubah data *analog* menjadi data *digital*.
3. *Mikrokontroler AT89S52* sebagai membuat penggabungan 2 frekuensi *high* dan frekuensi *low* dengan bantuan sistem DDS.

4. *Buffer* sebagai penguat digital
5. DAC (R2R) untuk mengubah data *digital* menjadi data *analog*.
6. Op amp sebagai penguat analog
7. Mikrokontroler MT8870 sebagai menterjemah sinyal DTMF yang dikirim oleh DAC.
8. Mikrokontroler AT89S52 sebagai penterjemah data yg berasal dari MT8870
9. LCD untuk menampilkan angka atau tulisan (data).

3.2. Perencanaan Hardware

Dalam perencanaan ini rancangan *hardware* yang dibuat bertujuan guna mendukung dan memberikan kemudahan pada proses kerja perancangan *software* agar nantinya sesuai dengan kondisi yang diinginkan, Untuk perancangan *hardware* sendiri dibagi menjadi 8 bagian yaitu :

1. Minimum Sistem AT89S52
2. *Analog Digital Converter (ADC) 0804*
3. *Buffer*
4. DAC (R2R) *Resistor to Resistor*
5. Op amp
6. Minimum Sistem MT8870
7. LCD

3.2.1 Perancangan Minimum Sistem Mikrokontroler AT89S52

Penggunaan mikrokontroler AT89S52 harus didukung oleh beberapa rangkaian penunjang agar dapat melakukan fungsinya, antara lain rangkaian *clock* dan rangkaian *reset*. Selain itu juga harus ditentukan penggunaan port-portnya untuk rangkaian pendukung yang lain.

3.2.1.1 Rangkaian *clock*

Kecepatan proses pengolahan data pada mikrokontroler ditentukan oleh *clock* (waktu) yang dikendalikan oleh mikrokontroler tersebut. Pada mikrokontroler AT89S52 terdapat *internal clock generator* yang berfungsi sebagai sumber *clock*, tapi masih memerlukan rangkaian tambahan untuk membangkitkan *clock* yang diinginkan.

Rangkaian tambahan ini terdiri atas 2 buah kapasitor dan sebuah kristal yang terangkai sedemikian rupa dan kemudian dihubungkan dengan port yang khusus tersedia pada mikrokontroler.

Dalam perancangan rangkaian ini menggunakan :

- 2 Kapasitor 33 pF. Penentuan besarnya kapasitansi disesuaikan dengan spesifikasi pada data sheet.
- Kristal 24 MHz.

Dengan demikian perhitungannya dapat dilihat sebagai berikut :

$$f = 24 \text{ MHz}$$


$$T = \frac{1}{f}$$

$$T = \frac{1}{24 \times 10^6}$$

karena 1 siklus mesin = 12T maka

$$1 \text{ siklus mesin} = 12 \times \frac{1}{24 \times 10^6} = 0,499 \mu\text{s}$$


Adapun gambar rangkaian *clock* sebagai berikut :



Gambar 3-2 Rangkaian Clock

3.2.1.2 Rangkaian reset

Reset pada mikrokontroller merupakan masukan aktif *high* '1' pulsa transisi dari rendah '0' ke tinggi akan me-*reset* mikrokontroller menuju alamat 0000H. Pin *reset* dihubungkan dengan rangkaian *power-on reset* seperti pada gambar 3-3:



Gambar 3-3 Rangkaian Reset

Rangkaian *reset* bertujuan agar mikrokontroller dapat menjalankan proses dari awal. Rangkaian *reset* untuk mikrokontroller dirancang agar mempunyai kemampuan *power on reset*, yaitu *reset* yang terjadi pada saat sistem dinyalakan untuk pertama kalinya. *Reset* juga bias dilakukan secara manual dengan menekan tombol *reset* yang berupa *switch push button*.

Rangkaian *reset* terbentuk oleh komponen resistor dan kapasitor yang sudah baku (ditetapkan oleh perusahaan pembuat IC AT89S52). Nilai resistor yang dipakai adalah $10\text{k}\Omega$ dan kapasitor $10\mu\text{F}$. Karena kristal yang digunakan mempunyai frekuensi sebesar 12 MHz, maka satu periode membutuhkan waktu sebesar :

$$T = \frac{1}{f_{XTAL}} = \frac{1}{12\text{MHz}} \quad S = 8,333 \times 10^{-8}$$

Sehingga waktu minimal logika yang dibutuhkan untuk *me-reset* mikrokontroller adalah :

$$\begin{aligned} \text{Reset (minimal)} &= T \times \text{periode yang dibutuhkan} \\ &= 8,333 \times 10^{-8} \times 24 = 1,999 \mu\text{s} \end{aligned}$$


Jadi mikrokontroller membutuhkan waktu minimal 1,999 μs untuk *me-reset*. Waktu inilah yang dijadikan pedoman untuk menentukan nilai R dan C. Dengan menentukan nilai $R = 10 \text{ k}\Omega$ dan $C = 10 \mu\text{F}$, maka :

$$T = 0.357 R.C = 0,357 \times 10000 \Omega \times 10 \cdot 10^{-6} = 35,7 \text{ ms}$$

Jadi dengan nilai komponen $R = 10 \text{ k}\Omega$ dan $C = 10 \mu\text{F}$ dapat memenuhi syarat minimal untuk waktu yang dibutuhkan mikrokontroller

3.2.1.3 Perancangan Penggunaan Port-Port Pada Mikrokontroller AT89S52

Pada skripsi ini mikrokontroller AT89S52 digunakan sebagai pusat pengendali kerja dari alat yang dibuat Gambar 3-4 menunjukkan rancangan port-port I/O pada mikrokontroller AT89S52 yang dimanfaatkan pada skripsi



Gambar 3-4 Perancangan mikrokontroller box 1

1. Port 0

Port 0.0 – Port 0.7 (pin 32 – 39) digunakan sebagai port keluaran untuk *buffer*


2. Port 1

Port 1.0 – Port 1.7 (pin 1 – 8) tidak digunakan pada alat ini

3. Port 2

Port 2.0 – Port 2.7 (pin 21 – 28) dihubungkan ke *buffer*

4. Pin 10 – pin 17 (P3.0 – P3.7) merupakan port dari mikrokontroler yang digunakan sebagai port masukan dari ADC
5. Pin 9 (*reset*) dihubungkan dengan rangkaian *reset*
6. Pin 18 dan pin 19 dihubungkan dengan rangkaian rangkaian *clock* atau *Oscillator external*
7. Pin 31 (EA) diberi logika tinggi (*high*) atau dihubungkan dengan Vcc maka mikrokontroler akan mengakses program dari ROM internal (EPROM atau *flash memory*)
8. Pin 29 dan pin 30 (ALE/PROG dan PSEN) tidak digunakan karena pada pembuatan alat ini tidak menggunakan atau mengakses *memory eksternal*
9. Pin 40 (Vcc) dihubungkan dengan tegangan *supply +5V*
10. Pin 20 (GND) dihubungkan dengan tegangan *supply ground*



Gambar 3-5 Perancangan mikrokontroller box 2

1. Port 0

Port 0.0 – Port 0.7 (pin 39 – 32) digunakan sebagai *outputan* data yang dikirim untuk LCD M1632

2. Port 1

Port 1.0 – Port 1.4 (pin 1 – 5) digunakan sebagai masukan dari IC MT 8870

3. Port 2

Port 2.6 – Port 2.7 (pin 27 – 28) dihubungkan ke LCD M1632

4. Pin 10 – pin 17, pin 25 – pin 20 dan pin 6 – pin 8 tidak digunakan pada alat ini

5. Pin 9 (*reset*) dihubungkan dengan rangkaian *reset*
6. Pin 18 dan pin 19 dihubungkan dengan rangkaian rangkaian *clock* atau *Oscillator external*
7. Pin 31 (EA) diberi logika tinggi (*high*) atau dihubungkan dengan Vcc maka mikrokontroller akan mengakses program dari ROM internal (EPROM atau *flash memory*)
8. Pin 29 dan pin 30 (ALE/PROG dan PSEN) tidak digunakan karena pada pembuatan alat ini tidak menggunakan atau mengakses *memory eksternal*
9. Pin 40 (Vcc) dihubungkan dengan tegangan *supply +5V*
10. Pin 20 (GND) dihubungkan dengan tegangan *supply ground*


3.2.1.4 Rangkaian *Analog Digital Converter (ADC) 0804*

Transformator tegangan berguna untuk menurunkan tegangan dari jala-jala menjadi tegangan yang dibutuhkan oleh ADC dan mikrokontroller untuk bisa bekerja, yaitu sebesar 0 – 5 Volt. Karena tegangan yang diukur adalah tegangan ± 220 volt, maka diperlukan adanya transformator penurun tegangan (transformator *stepdown*). Tegangan ini kemudian disearahkan atau diubah menjadi tegangan DC agar dapat diterjemahkan menjadi tegangan digital oleh rangkaian ADC 0808. Dengan mengetahui N_1 dan N_2 , membaca tegangan V_2 , serta menganggap transformator ideal maka tegangan V_1 adalah:

$$V_1 = \frac{N_1}{N_2} \times V_2$$

Pentanahan rangkaian sekunder diperlukan untuk mencegah adanya beda potensial yang besar antara kumparan primer dan kumparan sekunder.

ADC yang digunakan adalah ADC 0804 yang merupakan ADC satu kanal *input* dengan output paralel 8 bit. Agar ADC dapat bekerja secara optimal maka diberi catu daya 5 volt. ADC 0804 telah dilengkapi *clock internal* yang dapat diaktifkan dengan menghubungkan dengan tahanan dan kapasitor *eksternal*.



Gambar 3-6 Rangkaian *Analog Digital Converter* (ADC) 0804

Nilai tahanan R2 ditentukan sebesar 10 K Ω dan nilai kapasitor C2 sebesar 150 pF, sehingga memberikan frekuensi *clock* sebesar :

$$F = \frac{1}{1,1RC} = \frac{1}{1,1 \times 10K\Omega \times 150pF} = 606,06 \text{ KHz}$$

Berdasarkan frekuensi *clock* diatas, maka waktu konversi maksimum yang dibutuhkan ADC adalah :

$$T = \frac{2^n}{f} = \frac{2^8}{606,06 \times 10^3} = 0,42 \text{ ms}$$

ADC ini dirancang agar dapat menerima tegangan *input* antara 0 – 4,5 Volt. Pada perencanaan ini diberikan tegangan referensi ($V_{ref}/2$) pada pin 9 sebesar 2,25 volt. Untuk mendapatkan $V_{ref}/2$ digunakan rangkaian resistor pembagi tegangan yang terdiri dari 2 buah resistor yang terhubung secara seri,

perancangan, salah satu resistor digunakan *variable* resistor sebesar $10\text{K}\Omega$ sehingga tegangan keluarannya dapat diatur sesuai dengan kebutuhan.


Dengan $V_{ref}/2$ sebesar 2,25 Volt maka ADC akan memiliki resolusi sebesar

$$\begin{aligned} \text{Resolusi} &= 2 \times \frac{V_{ref}/2}{2^n - 1} \text{ Volt / step} \\ &= 2 \times \frac{2,25}{2^8 - 1} \text{ Volt / step} = 17,65 \text{ mV / step} \end{aligned}$$

3.3. Buffer

Untuk menghubungkan dua pintu inverter bersama sehingga output dari satu menjadi masukan dari yang lain, dua fungsi pembalikan akan "membatalkan" satu sama lain agar tak akan ada pembalikan masukan dari final output:


Double inversion




Gambar 3-7 Dua pintu inverter

Ingat bahwa pintu gerbang sirkuit adalah sinyal *Amplifier*, tanpa memperhitungkan logika apa yang mungkin dilakukan oleh fungsi. Sebuah sumber sinyal lemah (yang tidak mampu atau dengan men-source sangat banyak saat ini tenggelam ke beban) mungkin di dukung oleh sarana inverters seperti dua pasangan yang ditampilkan dalam ilustrasi sebelumnya. Logiknya adalah tingkat

tidak berubah, tetapi saat ini penuh dengan men-source kemampuan akhir inverter tersedia untuk drive beban tahan jika diperlukan. Untuk tujuan ini, khusus pintu gerbang logika disebut *penyangga* yang diproduksi untuk melakukan fungsi yang sama dengan dua inverters. Simbol yang hanya sebuah segitiga, dengan tidak inverting "gelembung" pada output terminal:



Gambar 3.8 Buffer gate atau jembatan buffer



Gambar 3.9 rangkaian buffer

3.4 Rangkaian Digital Analog Converter (DAC) R-2R

Digital To Analog Converter R 2 R digunakan untuk mengkonversi data *digital* menjadi sinyal *analog*. Pada umumnya semua bentuk konverter *digital* ke *analog* akan menghasilkan suatu keluaran yang berupa arus dan tegangan yang merupakan bentuk hasil perkalian antara tegangan analog referensi dengan data *digital* tertentu (*Multiplying D/A Converter*).

Karena konverter *digital* ke *analog* ini banyak macamnya, maka pada umumnya dipakai cara konversi dengan rangkaian resistor berbobot (*binary weighted resistor*) dimana posisi dari bit *digital* yang akan diberikan akan menghasilkan besar arus tegangan yang sesuai bobot biner pada data *digital*. Didalam penerapannya, cara pemakaian harga tahanan yang bervariasi akan menimbulkan kesulitan dalam memilih harga tahanan yang sesuai, sehingga dipakai rangkaian tangga tahanan R-2R yang lebih sederhana.


Tahanan keluaran V_{out} dapat dihitung dengan rumus berikut;

$$V_{out} = - \frac{R_f}{R} V_{ref} \left(\frac{D_0}{2^n} + \frac{D_1}{2^{n-1}} + \frac{D_2}{2^{n-2}} \right) - \left(\frac{D_{(n-2)}}{2^2} + \frac{D_{(n-1)}}{2^1} \right)$$

Dimana: $D_0 \dots D_1 =$ bernilai 1 atau 0

$n =$ banyaknya bit masukan

$V_{ref} =$ tegangan referensi




Gambar 3-8 Rangkaian DAC R 2 R (Digital Analog Converter)

3.5 Omp_Amp

Amplifier atau lazim disebut penguat dalam suatu rangkaian dapat difungsikan dalam suatu rangkaian penguat sinyal input, rangkaian penjumlahan tegangan input, rangkaian pembanding antara 2 sinyal input, rangkaian filter dan masih banyak lagi.


Rangkaian penguat ini sangat sederhana dalam pemakaiannya baik secara merangkainya maupun dalam penggunaannya. Rangkaian ini terdiri dari kombinasi antara penguat operasional yang dirangkai bersama komponen pasif tahanan atau kondensator. Dengan kombinasi ini dapat dikembangkan lagi menjadi rangkaian yang mempunyai spesifikasi khusus seperti rangkaian instrumentasi, rangkaian isolator, dan lain sebagainya. Gambar 3-8 menunjukkan simbol dari op-amp dengan lima terminal dasar terdiri dari 2 terminal catu daya, 2 terminal input atau masukan yaitu (+) dan (-) dan terminal *output* atau keluaran dari op-amp.



Gambar 3.8 rangkaian Op Amp.


3.6 Minimum Sistem MT8870

Dekoder DTMF MT8870, Decoder DTMF merupakan rangkaian yang dapat menghasilkan kode biner dari sinyal DTMF. DTMF MT8870 mempunyai bentuk yang kecil, berdaya rendah, dapat diandalkan, dan dapat dioperasikan pada suhu -40 C sampai 80 C.



Gambar 3-92 Konfigurasi pin IC MT 8870

Decoder ini mengkodekan sinyal– sinyal DTMF menjadi kode biner (*binary code*) 4 bit. Decoder ini telah dilengkapi dengan filter untuk frekuensi tinggi (*high frequency*) dan frekuensi rendah (*low frequency*) serta sebuah digital decoder. Filter menggunakan *switched capacitor* untuk membedakan frekuensi yang masuk, sedang decoder menggunakan teknik pencacahan (*counting techniques*) secara digital untuk mendeteksi dan mengkodekan 16 buah pasangan frekuensi DTMF menjadi kode biner 4 bit. Selain itu, MT8870 juga dilengkapi dengan rangkaian internal penguat differential, *oscillator clock*, dan sebuah rangkaian latch 3 state pada bagian *output*. Dengan demikian rangkaian external tambahan untuk membentuk sebuah decoder DTMF yang lengkap dapat dikurangi.




Gambar 3-10 rangkaian DTMF MT8870

3.7 LCD (*Liquid Crystal Display*)

Untuk tampilan masukan besaran yang diinginkan serta menampilkan apakah besaran sudah tercapai..

Dengan bantuan perangkat lunak yang dibuat, dapat ditampilkan karakter (besaran) yang bisa dilihat pada LCD.



Gambar 3.9 Rangkaian LCD

3.8 Sistem DDS (*Direct digital Synthesis*)

Sistem DDS (*Direct digital Synthesis*) merupakan salah satu cara untuk menghasilkan sinyal sinusoida secara langsung. Inti dari sistem ini adalah arsitektur akumulator dengan resolusi mencapai mili Hertz dan frekuensi sinyal yang dihasilkan dapat diatur tergantung dari sinyal frekuensi referensi dan metode perancangan. Keluaran sistem DDS yang diproses oleh mikrokontroler berupa sinyal digital kemudian menjadi masukan untuk DAC (D/A converter) dan LPF (Low Pass Filter) untuk menghasilkan sinyal sinusoida yang sempurna.

Semua parameter kontrol sistem DDS berada dalam bentuk digital. Sistem DDS pada dasarnya terdiri atas akumulator fasa, LUT (Look Up Table), dan osilator sebagai pembangkit frekuensi referensi (clock). Sedangkan DAC (Digital

To Analog Converter) dan LPF (Low Pass Filter) merupakan komponen-komponen penunjang sistem DDS

3.8.1 Kelebihan Dan Flesibilitas DDS

Kelebihan penggunaan Sistem DDS adalah karakteristik sistem DDS itu sendiri, dimana keutamaan dari sistem ini adalah memiliki setting time/kecepatan yang cepat dan memiliki resolusi frekuensi yang halus terhadap frekuensi keluaran, operasi atas suatu spektrum frekuensi yang lebar dan dengan kemajuan dalam desain teknologi proses. Serta sangat ringkas dan sedikit membutuhkan daya. Sehingga sangat memungkinkan sistem DDS bisa lebih dikembangkan untuk desain alat yang berkaitan dengan aplikasi-aplikasi frekuensi hopping serta sistem-sistem yang berkaitan dengan peralatan pemancar radio,TV,peralatan test, dll.



Figure 1-4. Signal flow through the DDS architecture

Gambar 3-9: Signal Sinusoida Direct Digital Synthesis (DDS)


3.9. Perancangan Perangkat Lunak

Dalam menunjang kerja sistem secara keseluruhan diperlukan suatu perangkat lunak (*software*). *Software* yang digunakan untuk AT89S52 disini menggunakan bahasa *assembler* keluarga MCS52. Program yang ditulis dengan bahasa assembly terdiri dari *label*; *kode mnemonic* dan lain sebagainya yang pada


umumnya dinamakan sebagai program sumber (*source code*) yang belum bisa diterima oleh prosesor untuk dijalankan sebagai program, tetapi harus dijalankan dulu menjadi bahasa mesin dalam bentuk *kode biner*.

- Penulisan program dengan menggunakan teks editor dan disimpan dengan ekstensi *Asm*.
- Meng-compile program yang telah ditulis dengan menggunakan Compiler MCS52 sehingga didapatkan file dengan ekstensi *Hex*.
- Mengubah file berekstensi *Hex* menjadi file berekstensi *Bin*.
- Men-download file berekstensi *Bin* ke dalam EPROM Mikrokontroler AT89S52.

3.9.1 Flow Chart Kerja Rangkaian



Gambar 3-10 *flowchart* program utama



Gambar 3-17 Flowchart program pendukung

BAB IV

PENGUJIAN ALAT

Bab ini akan membahas pengujian alat yang telah dirancang, dirakit serta direalisasikan. Tujuan pengujian alat ini adalah mengetahui kerja dari masing-masing sistem yang dibuat secara per-blok. Dengan demikian dapat diketahui kepresisian kerja dari alat yang direncanakan dan dibuat. Secara umum tujuan dari pengujian alat tersebut adalah sebagai berikut :

1. Mengetahui proses kerja dari masing-masing rangkaian (blok).
2. Memudahkan pendataan spesifikasi alat.
3. Mengetahui hasil dari suatu perencanaan yang telah dibuat.
4. Memudahkan perawatan dan perbaikan apabila sewaktu-waktu terjadi kerusakan.


4.1 Pengujian Rangkaian DAC R2R

4.1.1. Tujuan

Pengujian rangkaian DAC R2R ini bertujuan untuk mengetahui bagaimana kondisi sinyal sinusoida pada saat dijalankan.

4.1.2. Langkah- Langkah Pengujian


1. Menyusun rangkaian DAC R2R seperti pada gambar 4-1.
2. Rangkaian minimum sistem AT89S52
3. Menggunakan multimeter digital
4. Menghubungkan rangkaian DAC R2R dengan tegangan Vcc (5V).
5. Mengamati hasil pengujian.



Gambar 4-1 Rangkaian DAC R2R

4.1.3. Hasil dan Analisa

Setelah melakukan pengujian DAC R2R maka hasil yang diperoleh adalah sebagai berikut :



Gambar 4-2 hasil pengujian sinusoida pada rangkain DAC R2R

Tabel 4 – 1 Hasil perhitungan dan Pengukuran Konversi Digital to Analog

No	Data Digital		Tegangan (V)
	Desimal	Biner	Pengukuran

0	0	00000000	0
1	25	00011001	0.5
2	51	00110011	1
3	77	01001101	1.5
4	103	01100111	2
5	129	10000001	2.5
6	155	10011011	3
7	182	10110110	3.5
8	208	11010001	4
9	233	11101001	4.5
10	255	11111111	5

Tabel 4 – 2 Hasil perhitungan dan Pengukuran Konversi Digital to Analog

No	Data Digital		Tegangan (V)		Error (%)
	Desimal	Biner	Pengukuran	Perhitungan	
0	0	00000000	0	0	0
1	25	00011001	0.5	0.53	0.05
2	51	00110011	1	1.1	0.09
3	77	01001101	1.5	1.6	0.06
4	103	01100111	2	2.2	0.09
5	129	10000001	2.5	2.7	0.07
6	155	10011011	3	3.3	0.09
7	182	10110110	3.5	3.9	0.1

8	208	11010001	4	4.4	0.09
9	233	11101001	4.5	5	0.1
10	255	11111111	5	5.5	0.09

Sedangkan hasil perhitungan tegangan analog yang keluar dari rangkaian DAC

R2R menggunakan rumus sebagai berikut :

$$V_{out} = V_{ref} \left(\frac{D_0}{128} + \frac{D_1}{64} + \frac{D_2}{32} + \frac{D_3}{16} + \frac{D_4}{8} + \frac{D_5}{4} + \frac{D_6}{2} + \frac{D_7}{1} \right)$$

Ket :

$$V_{ref} = 5.5 \text{ V}$$

$$D_n = \text{Logika bit ke } -n$$

$$V_{out} = 5,5x \left(\frac{0}{128} + \frac{0}{64} + \frac{0}{32} + \frac{1}{16} + \frac{1}{8} + \frac{0}{4} + \frac{0}{2} + \frac{1}{1} \right)$$

$$V_{out} = 0.5V$$

Dari contoh perhitungan, maka nilai tegangan analog hasil keluaran dari DAC R2R bisa diketahui. Dengan diketahuinya nilai tegangan analog keluaran DAC R2R hasil pengujian dan perhitungan, maka % kesalahan dapat diketahui dengan rumusan sebagai berikut :

$$\% \text{ kesalahan} = \left(\frac{\text{perhitungan} - \text{pengukuran}}{\text{perhitungan}} \right) \times 100\%$$

Adapun perbandingan antara tegangan keluaran DAC R2R hasil perhitungan, hasil pengujian dan % kesalahan yang terjadi ditampilkan pada table 4.3. Data tersebut menunjukkan bahwa rangkaian DAC R2R bisa beroperasi sesuai dengan data digital mikrokontroler AT89S52.


4.2. Pengujian Rangkaian keseluruhan

4.2.1. Tujuan

Pengujian ini bertujuan untuk mengetahui kinerja perangkat keras secara keseluruhan apabila dijalankan.

4.2.2. Langkah-Langkah Pengujian

1. Menyusun rangkaian keseluruhan seperti pada gambar 4-3
2. Menghubungkan rangkaian keseluruhan dengan jala-jala listrik.
3. Memutar potensiometer.
4. Mengamati hasil yang ditunjukkan pada LCD.




Gambar 4-3 Rangkaian Keseluruhan

4.2.3. Hasil dan Analisa


Pengujian sistem secara keseluruhan dilakukan dengan menggabungkan semua blok rangkaian dan menjalankan perangkat lunak

yang telah dibuat untuk menjalankan peralatan. Pengujian ini dimaksudkan untuk mengetahui kerja sistem keseluruhan.


Hasil dari pengujian alat untuk rangkaian keseluruhan adalah sebagai berikut :



Gambar 4-4 hasil DTMF tone 0




Gambar 4-5 Hasil DTMF tone 1



Gambar 4-6 Hasil DTMF tone 2




Gambar 4-7 Hasil DTMF tone 3




Gambar 4-8 Hasil DTMF tone 4




Gambar 4-9 Hasil DTMF tone 5




Gambar 4-10 Hasil DTMF tone 6




Gambar 4-11 Hasil DTMF tone 7




Gambar 4-12 Hasil DTMF tone 8




Gambar 4-13 Hasil DTMF tone 9




Gambar 4-14 Hasil DTMF tone 10




Gambar 4-15 Hasil DTMF tone11




Gambar 4-16 Hasil DTMF tone12



Gambar 4-17 Hasil DTMF tone 13



Gambar 4-18 Hasil DTMF tone 14



Gambar 4-19 Hasil DTMF tone 15

Tabel 4-2 Hasil Pengukuran DTMF

Tombol	LOW	HIGH	DTMF
01	697,3 Hz	1211 KHz	1053 KHz
02	697,3 Hz	1337 KHz	994,0 KHz
03	697,3 Hz	1475 KHz	1031 KHz

04	770,4 Hz	1211 KHz	624,2 KHz
05	770,4 Hz	1337 KHz	674,8 KHz
06	770,4 Hz	1475 KHz	738,6 KHz
07	853,3 Hz	1211 KHz	1099 KHz
08	853,3 Hz	1337 KHz	1188 KHz
09	853,3 Hz	1475 KHz	1475 KHz
11	941,7 Hz	1211 KHz	1222 KHz
10	941,7 Hz	1337 KHz	746,3 KHz
12	941,7 Hz	1475 KHz	1433 KHz
13	697,3 Hz	1634 KHz	819,7 KHz
14	770,4 Hz	1634 KHz	1144 KHz
15	853,3 Hz	1634 KHz	813,0 KHz
16/00	941,7 Hz	1634 KHz	827,8 KHz

Tabel 4-3 Hasil Pengujian Frekuensi LOW Secara Keseluruhan

Tombol	Data Frek. LOW	Hasil Pengukuran frek. LOW	Selisih	Error (%)
01	697 Hz	697,3 Hz	0,3	0,00043
02	697 Hz	697,3 Hz	0,3	0,00043
03	697 Hz	697,3 Hz	0,3	0,00043
04	770 Hz	770,4 Hz	0,4	0,00051
05	770 Hz	770,4 Hz	0,4	0,00051

06	770 Hz	770,4 Hz	0,4	0,00051
07	852 Hz	853,3 Hz	1,3	0,00152
08	852 Hz	853,3 Hz	1,3	0,00152
09	852 Hz	853,3 Hz	1,3	0,00152
11	941 Hz	941,7 Hz	0,7	0,00074
10	941 Hz	941,7 Hz	0,7	0,00074
12	941 Hz	941,7 Hz	0,7	0,00074
13	697 Hz	697,3 Hz	0,3	0,00043
14	770 Hz	770,4 Hz	0,4	0,00051
15	852 Hz	853,3 Hz	1,3	0,00152
16/00	941 Hz	941,7 Hz	0,7	0,00074

Dari tabel diatas didapatkan error rata-rata sebagai berikut :

$$\begin{aligned} \text{Error rata-rata} &= \frac{\text{jumlaherror}}{\text{banyaknyapercobaan}} \\ &= \frac{0,0128}{16} = 0,0008\% \end{aligned}$$

Dari perhitungan frekuensi low diatas dapat disimpulkan bahwa alat mempunyai kesalahan atau error dalam setiap pengujian sebesar 0,0008%.

Tabel 4-4 Hasil Pengujian Frekuensi HIGH Secara Keseluruhan

Tombol	Data Frek.	Hasil	Selisih	Error
	HIGH	Pengukuran		(%)
		frek. HIGH		

01	1209 KHz	1211 KHz	2	0,0016
02	1336 KHz	1337 KHz	1	0,0007
03	1477 KHz	1475 KHz	2	0,0013
04	1209 KHz	1211 KHz	2	0,0016
05	1336 KHz	1337 KHz	1	0,0007
06	1477 KHz	1475 KHz	2	0,0013
07	1209 KHz	1211 KHz	2	0,0016
08	1336 KHz	1337 KHz	1	0,0007
09	1477 KHz	1475 KHz	2	0,0013
11	1209 KHz	1211 KHz	2	0,0016
10	1336 KHz	1337 KHz	1	0,0007
12	1477 KHz	1475 KHz	2	0,0013
13	1633 KHz	1634 KHz	1	0,0006
14	1633 KHz	1634 KHz	1	0,0006
15	1633 KHz	1634 KHz	1	0,0006
16/00	1633 KHz	1634 KHz	1	0,0006

Dari tabel diatas didapatkan error rata-rata sebagai berikut :

$$\begin{aligned} \text{Error rata-rata} &= \frac{\text{jumlaherror}}{\text{banyaknyapercobaan}} \\ &= \frac{0,0168}{16} = 0,00105\% \end{aligned}$$

Dari perhitungan frekuensi high diatas dapat disimpulkan bahwa alat mempunyai kesalahan atau error dalam setiap pengujian sebesar 0,00105%.

Maka hasil dari keseluruhan pengujian frekuensi low dan frekuensi high yaitu

DTMF mempunyai kesalahan atau error sebesar :

$$= \frac{0.0008 - 0.00135}{2} = 0.000275\%$$

BAB V

PENUTUP

5.1 Kesimpulan

Dari pengamatan dan analisa selama proses perancangan dan pembuatan alat dapat diambil beberapa kesimpulan sebagai berikut :

1. Pada alat ini tidak mampu membuat sinyal sinus karena mikrokontrolernya yang digunakan cuma 1 (satu) sehingga sinyal yang dihasilkan dari alat ini adalah sinyal kotak yang bisa diterima dengan baik oleh DTMF MT 8870 sebagai demodulator.
2. Mikrokontroler dapat membentuk frekuensi high dan low dengan sistem DDS yang dapat diterjemahkan MT 8870.
3. Maka hasil dari keseluruhan pengujian pada alat ini mempunyai kesalahan atau eror sebesar 0,000925%

5.2 Saran- saran

Ada beberapa hal yang perlu diperhatikan dalam pengembangan alat ini, antara lain :

1. Agar alat ini dapat bekerja dengan baik, diharapkan untuk mengikuti petunjuk pengoperasian alat dengan benar
2. Dalam mengembangkan alat ini lebih lanjut bisa ditambahkan sistem wireless untuk komunikasi jarak jauh.

3. Agar hasil bentuk gelombang DTMF baik diharapkan menggunakan 2 (dua) mikrokontroler yang berfungsi untuk membuat frekuensi low dan frekuensi high.

DAFTAR PUSTAKA

- [1]. [www. Atmel. Com](http://www.Atmel.Com)
- [2]. Datasheet ADC 0804, [www. All datasheet.com](http://www.Alldatasheet.com)
- [3]. Datasheet DAC R2R, [www. All datasheet.com](http://www.Alldatasheet.com)
- [4]. Wasito S, Vademekum elektronika, Pt Gramedia Pustaka Utama, Jakarta, 2001.
- [5]. [www. Delta-elektronic.com](http://www.Delta-elektronic.com)
- [6]. [www. XILINX.com](http://www.XILINX.com)
- [7]. M 1632 LCD unit user's manual, Seiko instrument inc.
- [8]. Coughlin, Robert F Driscoll, alih bahasa Herman Widodo Soemitro, Penguat Operasional dan Rangkaian Terpadu Linier, Edisi ke-2, Erlangga, Jakarta, 1994

Lampiran



FORMULIR BIMBINGAN SKRIPSI

: SANTO RUKMONO HADI

: 0017063

: 24 Oktober 2008 – 24 April 2009

: PERENCANAAN DAN PEMBUATAN SISTEM AKUISISI DATA YANG
DILENGKAPI DTMF (Dual Tone Multiple Frequency) DENGAN MEMAKAI
DDS (Direct Digital Synthesis).

Bimbingan
Skripsi

Tanggal	URAIAN	Paraf Pembimbing
13/03/09	Revisi Bab 1 & Bab 2	
17/03/09	Maju alat (Demo)	

Malang,
Dosen Pembimbing I

Ir. F. Yudi Limpraptono, MT.
NIP. 1039500274



FORMULIR BIMBINGAN SKRIPSI

Bimbingan Skripsi : SANTO RUKMONO HADI
: 0017063
: 24 Oktober 2008 – 24 April 2009 ✗
: PERENCANAAN DAN PEMBUATAN SISTEM AKUISISI DATA YANG DILENGKAPI DTMF (Dual Tone Multiple Frequency) DENGAN MEMAKAI DDS (Direct Digital Synthesis).

Tanggal	URAIAN	Paraf Pembimbing
16/2008 /12	maju alat skripsi	
8/09 /01	Revisi Bab 3 & Bab 4	

Malang,
Dosen Pembimbing II

Sotyohadi, ST.
NIP. 1039700309



INSTITUT TEKNOLOGI NASIONAL MALANG
FAKULTAS TEKNOLOGI INDUSTRI
JURUSAN TEKNIK ELEKTRO

Formulir Perbaikan Ujian Skripsi

Dalam pelaksanaan Ujian Skripsi Janjang Strata 1 Jurusan Teknik Elektro Konsentrasi T. Energi Listrik / T. Elektronika / T. Infokom, maka perlu adanya perbaikan skripsi untuk mahasiswa :

NAMA : Binto Kusnanto H
NIM : 0017063
Perbaikan meliputi :

Abstrak 2.11 Rangkaian Pengaruh masukan

Malang, 23 Maret 2009

Kelly
(M. Ibrahim A.SI)



INSTITUT TEKNOLOGI NASIONAL MALANG
FAKULTAS TEKNIK INDUSTRI
JURUSAN TEKNIK ELEKTRO
Jl. Raya Karanglo Km. 2
Malang

FORMULIR PERBAIKAN UJIAN SKRIPSI

Dalam melaksanakan Ujian Skripsi Jenjang Strata 1 Jurusan Teknik Elektro Konsentrasi Teknik Elektronika, perlu adanya perbaikan skripsi untuk mahasiswa :

Nama : Santo Rukmono Hadi
NIM : 00.17.063
Jurusan : Teknik Elektro S-1
Konsentrasi : Teknik Elektronika
Masa Bimbingan : 24 Oktober 2008 – 24 April 2009
Judul skripsi : Perancangan dan Pembuatan Sistem Akuisisi Data yang Dilengkapi DTMF (Dual Tone Multiple Frequency) Dengan Memakai DDS (*Direct Digital Synthesis*)

No.	Tanggal	Uraian	Paraf
1.	20-10-2008	• Gambar 2-11 Rangkaian Penguat masukan	

Dosen Penguji I

Ir. Eko Nurcahyo
NIP. Y. 1028700172

Mengetahui,

Dosen Penguji II


M. Ibrahim Ashari, ST. MT
NIP. Y. 1030100358


Dosen Pembimbing I

Ir. F. Yudi Limpraptono, MT
NIP. Y. 1039500274

Dosen Pembimbing II

Sotyo Hadi, ST
NIP. Y. 1039700309





A

B

C

D

1

2

3

4









120

A

B

C

D



```

org      00h
ljmp    init

org      0Bh
mov     TL0,Dt0L
mov     TH0,Dt0H
clr     TF0
mov     A,P0
cpl     A
mov     P0,A
reti

org      1Bh
mov     TL1,Dt1L
mov     TH1,Dt1H
clr     TF1
mov     A,P2
cpl     A
mov     P2,A
reti

Dt0L    Equ 30h
Dt0H    Equ 31h
Dt1L    Equ 32h
Dt1H    Equ 33h
D1sb    Equ 34h
Dmsb    Equ 35h
D1y0    Equ 40h
D1y1    Equ 41h
D1y2    Equ 42h

t:      acall delay1
        acall tmr_in
        mov   P0,#0
        mov   P2,#0

ai:     mov   A,P3
        anl  A,#00001111b
        mov  D1sb,A
        mov  A,P3
        anl  A,#11110000b
        RR  A
        RR  A
        RR  A
        RR  A
        mov  Dmsb,A
        ;\
        ;|
        ;| cacah data adc
        ;| mjd MSB & LSB
        ;/

        mov  A,D1sb
        acall sctone
        mov  A,Dmsb
        acall sctone

        acall delay2
        sjmp mulai

one:    cjne  A,#01,sctn00
        mov  Dt0L,#06Ch
        ; scan tone
        ; 65536-(1jt/697)
        ; 65536-1434=64102
        mov  Dt0H,#0FAh
        ; 65536-(1jt/1209)
        ; 65536-827=64709
        mov  Dt1L,#0CBh
        ; 65536-(1jt/697)
        ; 65536-1434=64102
        mov  Dt1H,#0FCh
        ; 65536-(1jt/1336)
        ; 65536-749=64787
n00:    cjne  A,#02,sctn01
        mov  Dt0L,#06Ch
        ; 65536-(1jt/697)
        ; 65536-1434=64102
        mov  Dt0H,#0FAh
        ; 65536-(1jt/1336)
        ; 65536-749=64787
        mov  Dt1L,#019h
        ; 65536-(1jt/1477)
        ; 65536-677=64859
        mov  Dt1H,#0FDh
        ; 65536-(1jt/770)
        ; 65536-1299=FAED
n01:    cjne  A,#03,sctn02
        mov  Dt0L,#06Ch
        ; 65536-(1jt/770)
        ; 65536-1299=FAED
        mov  Dt0H,#0FAh
        ; 65536-(1jt/1209)
        ; 65536-827=64709
        mov  Dt1L,#060h
        ; 65536-(1jt/770)
        ; 65536-1299=FAED
        mov  Dt1H,#0FDh
        ; 65536-(1jt/1336)
n02:    cjne  A,#04,sctn03
        mov  Dt0L,#0F4h
        ; 65536-(1jt/770)
        ; 65536-1299=FAED
        mov  Dt0H,#0FAh
        ; 65536-(1jt/1209)
        ; 65536-827=64709
        mov  Dt1L,#0CBh
        ; 65536-(1jt/770)
        ; 65536-1299=FAED
        mov  Dt1H,#0FCh
        ; 65536-(1jt/1336)
n03:    cjne  A,#05,sctn04
        mov  Dt0L,#0F4h
        ; 65536-(1jt/770)
        ; 65536-1299=FAED
        mov  Dt0H,#0FAh
        ; 65536-(1jt/1336)
        mov  Dt1L,#019h

```

```

SRHADI11.H51
n04: mov Dt1H,#0FDh ; 65536-749=64787
      cjne A,#06,sctn05
      mov Dt0L,#0F4h ; 65536-(1jt/770) 1
      mov Dt0H,#0FAh ; 65536-1299=FAED
      mov Dt1L,#060h ; 65536-(1jt/1477) 2
      mov Dt1H,#0FDh ; 65536-677=64859
n05: cjne A,#07,sctn06
      mov Dt0L,#071h ; 65536-(1jt/852) 2
      mov Dt0H,#0FBh ; 65536-1174=FB6A
      mov Dt1L,#0CBh ; 65536-(1jt/1209) 0
      mov Dt1H,#0FCh ; 65536-827=64709
n06: cjne A,#08,sctn07
      mov Dt0L,#071h ; 65536-(1jt/852) 2
      mov Dt0H,#0FBh ; 65536-1174=FB6A
      mov Dt1L,#019h ; 65536-(1jt/1336) 1
      mov Dt1H,#0FDh ; 65536-749=64787
n07: cjne A,#09,sctn08
      mov Dt0L,#071h ; 65536-(1jt/852) 2
      mov Dt0H,#0FBh ; 65536-1174=FB6A
      mov Dt1L,#060h ; 65536-(1jt/1477) 2
      mov Dt1H,#0FDh ; 65536-677=64859
n08: cjne A,#11,sctn09
      mov Dt0L,#0DFh ; 65536-(1jt/941) 3
      mov Dt0H,#0FBh ; 65536-1063=FBD9
      mov Dt1L,#0CBh ; 65536-(1jt/1209) 0
      mov Dt1H,#0FCh ; 65536-827=64709
n09: cjne A,#10,sctn10
      mov Dt0L,#0DFh ; 65536-(1jt/941) 3
      mov Dt0H,#0FBh ; 65536-1063=FBD9
      mov Dt1L,#019h ; 65536-(1jt/1336) 1
      mov Dt1H,#0FDh ; 65536-749=64787
n10: cjne A,#12,sctn11
      mov Dt0L,#0DFh ; 65536-(1jt/941) 3
      mov Dt0H,#0FBh ; 65536-1063=FBD9
      mov Dt1L,#060h ; 65536-(1jt/1477) 2
      mov Dt1H,#0FDh ; 65536-677=64859
n11: cjne A,#13,sctn12
      mov Dt0L,#06Ch ; 65536-(1jt/697) 0
      mov Dt0H,#0FAh ; 65536-1434=64102
      mov Dt1L,#0A2h ; 65536-(1jt/1633) 3
      mov Dt1H,#0FDh ; 65536-612=64924
n12: cjne A,#14,sctn13
      mov Dt0L,#0F4h ; 65536-(1jt/770) 1
      mov Dt0H,#0FAh ; 65536-1299=FAED
      mov Dt1L,#0A2h ; 65536-(1jt/1633) 3
      mov Dt1H,#0FDh ; 65536-612=64924
n13: cjne A,#15,sctn14
      mov Dt0L,#071h ; 65536-(1jt/852) 2
      mov Dt0H,#0FBh ; 65536-1174=FB6A
      mov Dt1L,#0A2h ; 65536-(1jt/1633) 3
      mov Dt1H,#0FDh ; 65536-612=64924
n14: cjne A,#00,sctn15
      mov Dt0L,#0DFh ; 65536-(1jt/941) 3
      mov Dt0H,#0FBh ; 65536-1063=FBD9
      mov Dt1L,#0A2h ; 65536-(1jt/1633) 3
      mov Dt1H,#0FDh ; 65536-612=64924
15: setb TR0
      setb TR1
      acall delay1
      clr TR0
      clr TR1
      acall delay1
      ret

in: mov TMOD,#11h
      mov TLO,#000h
      mov TH0,#000h
      mov TL1,#000h
      mov TH1,#000h
      setb EA
      setb ETO
      clr TFO
      setb TRO
      setb ET1
      clr TF1
      setb TR1

y0: djnz Dly0,delay0

```

SRHADI11.H51

```
ret  
lay1: acall delay0  
      djnz Dly1,delay1  
      ret  
lay2: mov Dly2,#5  
      acall delay1  
      djnz Dly2,dely2  
      ret  
end
```

```

org      00h

DTRq    Bit P1.4
Rest    Bit P2.6
Enb1    Bit P2.7
Char    Equ 30h
D1sb    Equ 31h
Dmsb    Equ 32h
Dly0    Equ 33h
Dly1    Equ 34h
Dly2    Equ 35h

t:  acall  lcd_in

ai:  mov    DPTR,#nama
     acall  line1
     mov    Char,#16
     acall  tulis
     mov    DPTR,#nim
     acall  line2
     mov    Char,#16
     acall  tulis
     acall  delay2
     mov    DPTR,#jur
     acall  line1
     mov    Char,#16
     acall  tulis
     mov    DPTR,#univ
     acall  line2
     mov    Char,#16
     acall  tulis
     acall  delay2
     mov    DPTR,#judul
     acall  line1
     mov    Char,#16
     acall  tulis
     mov    DPTR,#dtaadc
     acall  line2
     mov    Char,#16
     acall  tulis

0:   jnb   DTRq,loop0
     mov   A,P1
     anl  A,#15
     mov  D1sb,A
1:   jb    DTRq,loop1

2:   jnb   DTRq,loop2
     mov   A,P1
     anl  A,#15
     mov  Dmsb,A
3:   jb    DTRq,loop3

     mov  A,Dmsb
     RR  A
     RR  A
     RR  A
     RR  A
     orl A,D1sb

     mov  DPTR,#angka
     mov  P0,#0CCh
     acall w_ins
     mov  B,#100
     div  AB
     acall wr_chr
     mov  A,B
     mov  B,#10
     div  AB
     acall wr_chr
     mov  A,B
     acall wr_chr
     mov  P0,#0D0h
     acall w_ins
     acall delay1
     acall delay1
     acall delay1
     acall delay1

```

```

    sjmp    loop0
le1:  mov    P0,#080h
      acall w_ins
      ret
le2:  mov    P0,#0C0h
      acall w_ins
      ret
lis:  clr    A
      acall wr_chr
      inc   DPTR
      djnz  Char,tulis
      ret
chr:  movc   A,@A+DPTR
      mov   P0,A
      acall w_chr
      ret
ns:   clr    Enb1
      clr    Rest
      setb   Enb1
      clr    Enb1
      acall  delay0
      acall  delay0
      ret
hr:   clr    Enb1
      setb   Rest
      setb   Enb1
      clr    Enb1
      acall  delay0
      acall  delay0
      ret
_in:  acall  delay1
      mov   P0,#01h           ; Display Clear
      acall w_ins
      mov   P0,#38h         ; Function Set
      acall w_ins
      mov   P0,#0Dh         ; Display On, Cursor, Blink
      acall w_ins
      mov   P0,#06h         ; Entry Mode
      acall w_ins
      mov   P0,#02h         ; Cursor Home
      acall w_ins
      ret
clr:  mov    P0,#01h           ; Display Clear
      acall w_ins
      acall delay0
      acall delay0
      acall delay0
      acall delay0
      acall delay0
      ret
ly0:  djnz   Dly0,delay0
      ret
ly1:  acall  delay0
      djnz   Dly1,delay1
      ret
ly2:  mov    Dly2,#40
      acall  delay1
      djnz   Dly2,dely2
      ret
ly3:  mov    Dly2,#5
      acall  delay0
      djnz   Dly2,dely3
      ret
:     DB    ' Santo R Hadi '
      DB    ' 000.17.063 '
      DB    ' Teknik Elektro '

```

SRHADI22.H51

```
v: DB      ' ITN Malang      '  
lu1: DB   ' Akuisisi Data  '  
iadc: DB  ' Data ADC : 000  '  
jka: DB   ' 0123456789     '  
ong: DB   '                   '
```

end

Features

- Compatible with MCS-51[®] Products
- 8K Bytes of In-System Programmable (ISP) Flash Memory
 - Endurance: 1000 Write/Erase Cycles
- 1.0V to 5.5V Operating Range
- Fully Static Operation: 0 Hz to 33 MHz
- Three-level Program Memory Lock
- 256 x 8-bit Internal RAM
- 32 Programmable I/O Lines
- Three 16-bit Timer/Counters
- Eight Interrupt Sources
- Full Duplex UART Serial Channel
- Low-power Idle and Power-down Modes
- Interrupt Recovery from Power-down Mode
- Watchdog Timer
- Dual Data Pointer
- Power-off Flag

Description

The AT89S52 is a low-power, high-performance CMOS 8-bit microcontroller with 8K bytes of in-system programmable Flash memory. The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with in-system programmable Flash on a monolithic chip, the Atmel AT89S52 is a powerful microcontroller which provides a highly-flexible and cost-effective solution to many embedded control applications.

The AT89S52 provides the following standard features: 8K bytes of Flash, 256 bytes RAM, 32 I/O lines, Watchdog timer, two data pointers, three 16-bit timer/counters, a vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89S52 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset.



8-bit Microcontroller with 8K Bytes In-System Programmable Flash


AT89S52

Rev. 1919A-07/01




Pin Configurations


PDIP




PLCC



TQFP



Block Diagram





Pin Description

V_{CC}
Supply voltage.

V_{DD}
Ground.

Port 0
Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode, P0 has internal pullups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. External pullups are required during program verification.

Port 1
Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I_{IL}) because of the internal pullups.

In addition, P1.0 and P1.1 can be configured to be the Timer/Counter 2 external count input (P1.0/T2) and the Timer/Counter 2 trigger input (P1.1/T2EX), respectively, as shown in the following table.

Port 1 also receives the low-order address bytes during Flash programming and verification.

Port Pin	Alternate Functions
1.0	T2 (external count input to Timer/Counter 2), clock-out
1.1	T2EX (Timer/Counter 2 capture/reload trigger and direction control)
1.5	MOSI (used for In-System Programming)
1.6	MISO (used for In-System Programming)
1.7	SCK (used for In-System Programming)

Port 2
Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (I_{IL}) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to

external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pullups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

Port 3
Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (I_{IL}) because of the pullups.

Port 3 also serves the functions of various special features of the AT89S52, as shown in the following table.

Port 3 also receives some control signals for Flash programming and verification.

Port Pin	Alternate Functions
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INT0 (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	T0 (timer 0 external input)
P3.5	T1 (timer 1 external input)
P3.6	\overline{WR} (external data memory write strobe)
P3.7	\overline{RD} (external data memory read strobe)

RST
Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. This pin drives High for 96 oscillator periods after the Watchdog times out. The DISRTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default state of bit DISRTO, the RESET HIGH out feature is enabled.

ALE/PROG
Address Latch Enable (ALE) is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOV C instruction. Otherwise, the pin is

akly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

EN
Program Store Enable ($\overline{\text{PSEN}}$) is the read strobe to external program memory.

When the AT89S52 is executing code from external program memory, $\overline{\text{PSEN}}$ is activated twice each machine cycle, except that two $\overline{\text{PSEN}}$ activations are skipped during each access to external data memory.

VPP
External Access Enable. $\overline{\text{EA}}$ must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH.

Note, however, that if lock bit 1 is programmed, $\overline{\text{EA}}$ will be internally latched on reset.

$\overline{\text{EA}}$ should be strapped to V_{CC} for internal program executions.

This pin also receives the 12-volt programming enable voltage (V_{PP}) during Flash programming.

XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2

Output from the inverting oscillator amplifier.

Table 1. AT89S52 SFR Map and Reset Values

0F8H								0FFH
0F0H	B 00000000							0F7H
0E8H								0EFH
0E0H	ACC 00000000							0E7H
0D8H								0DFH
0D0H	PSW 00000000							0D7H
0C8H	T2CON 00000000	T2MOD XXXXXXXX00	RCAP2L 00000000	RCAP2H 00000000	TL2 00000000	TH2 00000000		0CFH
0C0H								0C7H
0B8H	IP XX000000							0BFH
0B0H	P3 11111111							0B7H
0A8H	IE 0X000000							0AFH
0A0H	P2 11111111		AUXR1 XXXXXXXX0				WDRST XXXXXXXX	0A7H
98H	SCON 00000000	SBUF XXXXXXXXXX						9FH
90H	P1 11111111							97H
88H	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000	AUXR XXX00XX0	8FH
80H	P0 11111111	SP 00000111	DP0L 00000000	DP0H 00000000	DP1L 00000000	DP1H 00000000	PCON 0XXX0000	87H





Special Function Registers

Map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 1.

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

Software should not write 1s to these unlisted locations, since they may be used in future products to invoke

new features. In that case, the reset or inactive values of the new bits will always be 0.

Timer 2 Registers: Control and status bits are contained in registers T2CON (shown in Table 2) and T2MOD (shown in Table 3) for Timer 2. The register pair (RCAP2H, RCAP2L) are the Capture/Reload registers for Timer 2 in 16-bit capture mode or 16-bit auto-reload mode.

Interrupt Registers: The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the six interrupt sources in the IP register.

Table 2. T2CON – Timer/Counter 2 Control Register

T2CON Address = 0C8H		Reset Value = 0000 0000B						
Bit Addressable								
Bit	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
	7	6	5	4	3	2	1	0
Bit	Function							
TF2	Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK = 1 or TCLK = 1.							
EXF2	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1).							
RCLK	Receive clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in serial port Modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.							
TCLK	Transmit clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in serial port Modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.							
EXEN2	Timer 2 external enable. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.							
TR2	Start/Stop control for Timer 2. TR2 = 1 starts the timer.							
C/T2	Timer or counter select for Timer 2. C/T2 = 0 for timer function. C/T2 = 1 for external event counter (falling edge triggered).							
CP/RL2	Capture/Reload select. CP/RL2 = 1 causes captures to occur on negative transitions at T2EX if EXEN2 = 1. CP/RL2 = 0 causes automatic reloads to occur when Timer 2 overflows or negative transitions occur at T2EX when EXEN2 = 1. When either RCLK or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.							

Figure 3a. AUXR: Auxiliary Register

JXR	Address = 8EH	Reset Value = XXX00XX0B						
Not Bit Addressable								
Bit	7	6	5	4	3	2	1	0
	-	-	-	WDIDLE	DISRTO	-	-	DISALE
Reserved for future expansion								
SALE	Disable/Enable ALE							
	DISALE	Operating Mode						
	0	ALE is emitted at a constant rate of 1/6 the oscillator frequency						
	1	ALE is active only during a MOVX or MOVC instruction						
SRTO	Disable/Enable Reset out							
	DISRTO							
	0	Reset pin is driven High after WDT times out						
	1	Reset pin is input only						
IDLE	Disable/Enable WDT in IDLE mode							
	WDIDLE							
	0	WDT continues to count in IDLE mode						
	1	WDT halts counting in IDLE mode						

Data Pointer Registers: To facilitate accessing both internal and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 62H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1. The user should always initialize the DPS bit to the

appropriate value before accessing the respective Data Pointer Register.

Power Off Flag: The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR. PCF is set to "1" during power up. It can be set and reset under software control and is not affected by reset.

Figure 3b. AUXR1: Auxiliary Register 1

JXR1	Address = A2H	Reset Value = XXXXXXX0B						
Not Bit Addressable								
Bit	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	DPS
Reserved for future expansion								
PS	Data Pointer Register Select							
	DPS							
	0	Selects DPTR Registers DP0L, DP0H						
	1	Selects DPTR Registers DP1L, DP1H						





Memory Organization

8051S-51 devices have a separate address space for Program and Data Memory. Up to 64K bytes each of external Program and Data Memory can be addressed.

Program Memory

When the \overline{EA} pin is connected to GND, all program fetches are directed to external memory.

When the AT89S52, if \overline{EA} is connected to V_{CC} , program fetches to addresses 0000H through 1FFFH are directed to internal memory and fetches to addresses 2000H through 7FFFH are to external memory.

Data Memory

The AT89S52 implements 256 bytes of on-chip RAM. The upper 128 bytes occupy a parallel address space to the Special Function Registers. This means that the upper 128 bytes have the same addresses as the SFR space but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the address mode used in the instruction specifies whether the CPU accesses the upper 128 bytes of RAM or the SFR space. Instructions which use direct addressing access of the SFR space.

For example, the following direct addressing instruction accesses the SFR at location 0A0H (which is P2).

```
MOV 0A0H, #data
```

Instructions that use indirect addressing access the upper 128 bytes of RAM. For example, the following indirect addressing instruction, where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

```
MOV @R0, #data
```

Note that stack operations are examples of indirect addressing, so the upper 128 bytes of data RAM are available as stack space.

**Watchdog Timer
One-time Enabled with Reset-out)**

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 13-bit counter and the Watchdog Timer Control Register (WDTRST) SFR. The WDT is defaulted to disabled on exiting reset. To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, it will increment every machine cycle while the oscillator is running. The WDT timeout period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.

Service the WDT

To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 13-bit counter overflows when it reaches 8191 (FFH), and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 8191 machine cycles. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is 96xTOSC, where TOSC=1/FOSC. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

WDT During Power-down and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-down mode, the user does not need to service the WDT. There are two methods of exiting Power-down mode: by a hardware reset or via a self-activated external interrupt which is enabled prior to entering Power-down mode. When Power-down is exited through hardware reset, servicing the WDT should occur as it normally does whenever the AT89S52 is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power-down mode.

To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best to reset the WDT just before entering Power-down mode.

Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit = 0) as the default state. To prevent the WDT from resetting the AT89S52 while in IDLE mode, the user should always set up a timer that will periodically exit IDLE, service the WDT, and reenter IDLE mode.

With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count upon exit from IDLE.

UART

The UART in the AT89S52 operates the same way as the UART in the AT89C51 and AT89C52. For further information on the UART operation, refer to the ATMEL Web site (<http://www.atmel.com>). From the home page, select 'Products', then '8051-Architecture Flash Microcontroller', then 'Product Overview'.

Timer 0 and 1

Timer 0 and Timer 1 in the AT89S52 operate the same way as Timer 0 and Timer 1 in the AT89C51 and AT89C52. For further information on the timers' operation, refer to the ATMEL Web site (<http://www.atmel.com>). From the home page, select 'Products', then '8051-Architecture Flash Microcontroller', then 'Product Overview'.

Timer 2

Timer 2 is a 16-bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit C/T2 in the SFR T2CON (shown in Table 2). Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON, as shown in Table 3. Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

Table 3. Timer 2 Operating Modes

RCLK +TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	X	1	Baud Rate Generator
X	X	0	(Off)



In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle.

Capture Mode

In the capture mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 is a 16-bit timer counter which upon overflow sets bit TF2 in T2CON.

Figure 5. Timer in Capture Mode




Figure 6 shows Timer 2 automatically counting up when DCEN=0. In this mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 counts up to 0FFFFH and then sets the TF2 bit upon overflow. The overflow also causes the timer registers to be reloaded with the 16-bit value in RCAP2H and RCAP2L. The values in the timer registers in Capture Mode RCAP2H and RCAP2L are preset in software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at external input T2EX. This transition also sets the EXF2 bit. Both the TF2 and EXF2 bits can generate an interrupt if enabled.

Setting the DCEN bit enables Timer 2 to count up or down, as shown in Figure 6. In this mode, the T2EX pin controls

This bit can then be used to generate an interrupt. If EXEN2 = 1, Timer 2 performs the same operation, but a 1-to-0 transition at external input T2EX also causes the current value in TH2 and TL2 to be captured into RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. The EXF2 bit, like TF2, can generate an interrupt. The capture mode is illustrated in Figure 5.

Auto-reload (Up or Down Counter)

Timer 2 can be programmed to count up or down when configured in its 16-bit auto-reload mode. This feature is invoked by the DCEN (Down Counter Enable) bit located in the SFR T2MOD (see Table 4). Upon reset, the DCEN bit is set to 0 so that timer 2 will default to count up. When DCEN is set, Timer 2 can count up or down, depending on the value of the T2EX pin.

the direction of the count. A logic 1 at T2EX makes Timer 2 count up. The timer will overflow at 0FFFFH and set the TF2 bit. This overflow also causes the 16-bit value in RCAP2H and RCAP2L to be reloaded into the timer registers, TH2 and TL2, respectively.

A logic 0 at T2EX makes Timer 2 count down. The timer underflows when TH2 and TL2 equal the values stored in RCAP2H and RCAP2L. The underflow sets the TF2 bit and causes 0FFFFH to be reloaded into the timer registers.

The EXF2 bit toggles whenever Timer 2 overflows or underflows and can be used as a 17th bit of resolution. In this operating mode, EXF2 does not flag an interrupt.

Figure 6. Timer 2 Auto Reload Mode (DCEN = 0)




Table 4. T2MOD – Timer 2 Mode Control Register

T2MOD Address = 0C9H							Reset Value = XXXX XX00B	
Not Bit Addressable								
Bit	7	6	5	4	3	2	T2OE	DCEN

Symbol	Function
	Not implemented, reserved for future
T2OE	Timer 2 Output Enable bit
DCEN	When set, this bit allows Timer 2 to be configured as an up/down counter

Figure 7. Timer 2 Auto Reload Mode (DCEN = 1)





Figure 8. Timer 2 in Baud Rate Generator Mode



Baud Rate Generator

Timer 2 is selected as the baud rate generator by setting RCLK and/or TCLK in T2CON (Table 2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 8.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in Modes 1 and 3 are determined by Timer 2 overflow rate according to the following equation.

$$\text{Modes 1 and 3 Baud Rates} = \frac{\text{Timer 2 Overflow Rate}}{16}$$

The Timer can be configured for either timer or counter operation. In most applications, it is configured for timer operation (CP/T2 = 0). The timer operation is different for Timer 2 when it is used as a baud rate generator. Normally, as a timer, it increments every machine cycle (at 1/12 the oscillator frequency). As a baud rate generator, however, it

increments every state time (at 1/2 the oscillator frequency). The baud rate formula is given below.


$$\frac{\text{Modes 1 and 3}}{\text{Baud Rate}} = \frac{\text{Oscillator Frequency}}{32 \times [\text{RCAP2H}, \text{RCAP2L}]}$$

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Timer 2 as a baud rate generator is shown in Figure 8. This figure is valid only if RCLK or TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2 and will not generate an interrupt. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus, when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt.

Note that when Timer 2 is running (TR2 = 1) as a timer in the baud rate generator mode, TH2 or TL2 should not be read from or written to. Under these conditions, the Timer is incremented every state time, and the results of a read or write may not be accurate. The RCAP2 registers may be read but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Figure 9. Timer 2 in Clock-Out Mode



Programmable Clock Out

A 50% duty cycle clock can be programmed to come out on INT0, as shown in Figure 9. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed to input the external clock for Timer/Counter 2 or output a 50% duty cycle clock ranging from 61 Hz to 4 kHz at a 16 MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit 2 (T2CON.1) must be cleared and bit T2OE (T2MOD.1) must be set. Bit TR2 (T2CON.2) starts and stops the timer.

The clock-out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L), as shown in the following equation.

$$\text{Clock-Out Frequency} = \frac{\text{Oscillator Frequency}}{4 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]}$$

In clock-out mode, Timer 2 roll-overs will not generate an interrupt. This behavior is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and clock-out frequencies cannot be determined independently from one another since they both use RCAP2H and RCAP2L.

Interrupts

The AT89S52 has a total of six interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (Timer 0, 1, and 2), and the serial port interrupt. These interrupts are all shown in Figure 10.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 5 shows that bit position IE.6 is unimplemented. In the AT89S52, bit position IE.5 is also unimplemented. User software should not write 1s to these bit positions, since they may be used in future AT89 products.

Timer 2 interrupt is generated by the logical OR of bits TF2 and EXF2 in register T2CON. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and that bit will have to be cleared in software.

Timer 0 and Timer 1 flags, TF0 and TF1, are set at S2P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle. However, Timer 2 flag, TF2, is set at S2P2 and is polled in the next cycle in which the timer overflows.


Table 5. Interrupt Enable (IE) Register

(MSB)							(LSB)
EA	-	ET2	ES	ET1	EX1	ET0	EX0
Enable Bit = 1 enables the interrupt.							
Enable Bit = 0 disables the interrupt.							

Symbol	Position	Function
EA	IE.7	Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
-	IE.6	Reserved.
ET2	IE.5	Timer 2 interrupt enable bit.
ES	IE.4	Serial Port interrupt enable bit.
ET1	IE.3	Timer 1 interrupt enable bit.
EX1	IE.2	External interrupt 1 enable bit.
ET0	IE.1	Timer 0 interrupt enable bit.
EX0	IE.0	External interrupt 0 enable bit.

User software should never write 1s to unimplemented bits, because they may be used in future AT89 products.

Figure 10. Interrupt Sources



Oscillator Characteristics

XTAL1 and XTAL2 are the input and output, respectively, of an on-chip inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 11. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 12. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

Idle Mode

In Idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special function registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.


When idle mode is terminated by a hardware reset, the device normally resumes program execution at the location where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware permits access to internal RAM in this event, but access to I/O port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that enters idle mode should not write to a port pin or to external memory.

Power-down Mode

In Power-down mode, the oscillator is stopped, and the instruction that invokes Power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power-down mode is terminated. Exit from Power-down mode can be initiated either by a hardware reset or by an enabled external interrupt. The interrupt redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before V_{CC} is restored to its normal operating level and must be held

active long enough to allow the oscillator to restart and stabilize.

Figure 11. Oscillator Connections



Note: C1, C2 = 30 pF ± 10 pF for Crystals
= 40 pF ± 10 pF for Ceramic Resonators

Figure 12. External Clock Drive Configuration




Table 6. Status of External Pins During Idle and Power-down Modes

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Normal	Internal	1	1	Data	Data	Data	Data
	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data



Program Memory Lock Bits

The AT89S52 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.

Table 7. Lock Bit Protection Modes

Program Lock Bits				Protection Type
LB1	LB2	LB3		
1	U	U	U	No program lock features
2	P	U	U	MOV _C instructions executed from external program memory are disabled from fetching code bytes from internal memory, \overline{EA} is sampled and latched on reset, and further programming of the Flash memory is disabled
3	P	P	U	Same as mode 2, but verify is also disabled
4	P	P	P	Same as mode 3, but external execution is also disabled

When lock bit 1 is programmed, the logic level at the \overline{EA} pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of \overline{EA} must agree with the current logic level at that pin in order for the device to function properly.

Programming the Flash – Parallel Mode

The AT89S52 is shipped with the on-chip Flash memory ready to be programmed. The programming interface consists of a high-voltage (12-volt) program enable signal and is compatible with conventional third-party Flash or ROM programmers.

The AT89S52 code memory array is programmed byte-by-byte.

Programming Algorithm: Before programming the AT89S52, the address, data, and control signals should be set up according to the Flash programming mode table and Figures 13 and 14. To program the AT89S52, take the following steps:

- Input the desired memory location on the address lines.
- Input the appropriate data byte on the data lines.
- Activate the correct combination of control signals.
- Raise \overline{EA}/V_{PP} to 12V.
- Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than 50 μ s.

Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.

Data Polling: The AT89S52 features Data Polling to indicate the end of a byte write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written data on P0.7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.

Ready/Busy: The progress of byte programming can also be monitored by the RDY/ \overline{BSY} output signal. P3.0 is pulled low after ALE goes high during programming to indicate \overline{BSY} . P3.0 is pulled high again when programming is done to indicate READY.

Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. The status of the individual lock bits can be verified directly by reading them back.

Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of locations 000H, 100H, and 200H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows.

- (000H) = 1EH indicates manufactured by Atmel
- (100H) = 52H indicates 89S52
- (200H) = 06H

Chip Erase: In the parallel programming mode, a chip erase operation is initiated by using the proper combination of control signals and by pulsing ALE/ \overline{PROG} low for a duration of 200 ns - 500 ns.

In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, chip erase is self-timed and takes about 500 ms.

During chip erase, a serial read from any address location will return 00H at the data output.

Programming the Flash – Serial Mode

The Code memory array can be programmed using the serial ISP interface while RST is pulled to V_{CC} . The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is set high, the Programming Enable instruction needs to be executed first before other operations can be executed. Before a reprogramming sequence can occur, a Chip Erase operation is required.

The Chip Erase operation turns the content of every memory location in the Code array into FFH.

Either an external system clock can be supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK)

frequency should be less than 1/16 of the crystal frequency. With a 33 MHz oscillator clock, the maximum SCK frequency is 2 MHz.

Serial Programming Algorithm

To program and verify the AT89S52 in the serial programming mode, the following sequence is recommended:

Power-up sequence:

Apply power between VCC and GND pins.

Set RST pin to "H".

If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 33 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.

Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 16.

The Code array is programmed one byte at a time by supplying the address and data together with the

appropriate Write instruction. The write cycle is self-timed and typically takes less than 1 ms at 5V.

- Any memory location can be verified by using the Read instruction which returns the content at the selected address at serial output MISO/P1.6.
- At the end of a programming session, RST can be set low to commence normal device operation.

Power-off sequence (if needed):

Set XTAL1 to "L" (if a crystal is not used).

Set RST to "L".

Turn V_{CC} power off.

Data Polling: The Data Polling feature is also available in the serial mode. In this mode, during a write cycle an attempted read of the last byte written will result in the complement of the MSB of the serial output byte on MISO.

Serial Programming Instruction Set

The Instruction Set for Serial Programming follows a 4-byte protocol and is shown in Table 10.

Programming Interface – Parallel Mode

Every code byte in the Flash array can be programmed by using the appropriate combination of control signals. The operation cycle is self-timed and once initiated, will automatically time itself to completion.

All major programming vendors offer worldwide support for the Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision.

Table 8. Flash Programming Modes

Mode	V _{CC}	RST	PSEN	ALE/ PROG	EA/ V _{PP}	P2.6	P2.7	P3.3	P3.6	P3.7	P0.7-0 Data	P2.4-0	P1.7-0
												Address	
Write Code Data	5V	H	L		12V	L	H	H	H	H	D _{IN}	A12-8	A7-0
Read Code Data	5V	H	L	H	H	L	L	L	H	H	D _{OUT}	A12-8	A7-0
Write Lock Bit 1	5V	H	L		12V	H	H	H	H	H	X	X	X
Write Lock Bit 2	5V	H	L		12V	H	H	H	L	L	X	X	X
Write Lock Bit 3	5V	H	L		12V	H	L	H	H	L	X	X	X
Read Lock Bits 1, 2, 3	5V	H	L	H	H	H	H	L	H	L	P0.2, P0.3, P0.4	X	X
Chip Erase	5V	H	L		12V	H	L	H	L	L	X	X	X
Read Atmel ID	5V	H	L	H	H	L	L	L	L	L	1EH	X 0000	00H
Read Device ID	5V	H	L	H	H	L	L	L	L	L	52H	X 0001	00H
Read Device ID	5V	H	L	H	H	L	L	L	L	L	06H	X 0010	00H

1. Each PROG pulse is 200 ns - 500 ns for Chip Erase.
2. Each PROG pulse is 200 ns - 500 ns for Write Code Data.
3. Each PROG pulse is 200 ns - 500 ns for Write Lock Bits.
4. RDY/BSY signal is output on P3.0 during programming.
5. X = don't care.

Figure 13. Programming the Flash Memory (Parallel Mode)





Figure 14. Verifying the Flash Memory (Parallel Mode)



Flash Programming and Verification Characteristics (Parallel Mode)

T = 20°C to 30°C, V_{CC} = 4.5 to 5.5V

Symbol	Parameter	Min	Max	Units
V _{PP}	Programming Supply Voltage	11.5	12.5	V
I _{PP}	Programming Supply Current		10	mA
I _{CC}	V _{CC} Supply Current		30	mA
f _{CLCL}	Oscillator Frequency	3	33	MHz
t _{ASL}	Address Setup to $\overline{\text{PROG}}$ Low	$48t_{\text{CLCL}}$		
t _{AH}	Address Hold After $\overline{\text{PROG}}$	$48t_{\text{CLCL}}$		
t _{DSL}	Data Setup to $\overline{\text{PROG}}$ Low	$48t_{\text{CLCL}}$		
t _{DH}	Data Hold After $\overline{\text{PROG}}$	$48t_{\text{CLCL}}$		
t _{SH}	P2.7 (ENABLE) High to V _{PP}	$48t_{\text{CLCL}}$		
t _{VPPS}	V _{PP} Setup to $\overline{\text{PROG}}$ Low	10		μs
t _{VPPH}	V _{PP} Hold After $\overline{\text{PROG}}$	10		μs
t _{PH}	$\overline{\text{PROG}}$ Width	0.2	1	μs
t _{AV}	Address to Data Valid		$48t_{\text{CLCL}}$	
t _{ENL}	ENABLE Low to Data Valid		$48t_{\text{CLCL}}$	
t _{DF}	Data Float After ENABLE	0	$48t_{\text{CLCL}}$	
t _{PL}	$\overline{\text{PROG}}$ High to BUSY Low		1.0	μs
t _{WC}	Byte Write Cycle Time		50	μs

Figure 15. Flash Programming and Verification Waveforms – Parallel Mode





Figure 16. Flash Memory Serial Downloading



Flash Programming and Verification Waveforms – Serial Mode

Figure 17. Serial Programming Waveforms




Table 9. Serial Programming Instruction Set

Instruction	Instruction Format				Operation
	Byte 1	Byte 2	Byte 3	Byte 4	
Programming Enable	1010 1100	0101 0011	xxxx xxxx	xxxx xxxx 0110 1001 (Output)	Enable Serial Programming while RST is high
Chip Erase	1010 1100	100x xxxx	xxxx xxxx	xxxx xxxx	Chip Erase Flash memory array
Read Program Memory (Byte Mode)	0010 0000	xxx A12 A11 A10 A9 A8	A7 A6 A5 A4 A3 A2 A1 A0	7 6 5 4 3 2 1 0 DDDD DD DD DD	Read data from Program memory in the byte mode
Write Program Memory (Byte Mode)	0100 0000	xxx A12 A11 A10 A9 A8	A7 A6 A5 A4 A3 A2 A1 A0	7 6 5 4 3 2 1 0 DDDD DD DD DD	Write data to Program memory in the byte mode
Write Lock Bits ⁽²⁾	1010 1100	1110 00 B1 B2	xxxx xxxx	xxxx xxxx	Write Lock bits. See Note (2).
Read Lock Bits	0010 0100	xxxx xxxx	xxxx xxxx	xxx B3 B2 B1 xx	Read back current status of the lock bits (a programmed lock bit reads back as a '1')
Read Signature Bytes ⁽¹⁾	0010 1000	xxx A5 A4 A3 A2 A1 A0	xxx xxxx	Signature Byte	Read Signature Byte
Read Program Memory (Page Mode)	0011 0000	xxx A12 A11 A10 A9 A8	Byte 0	Byte 1... Byte 255	Read data from Program memory in the Page Mode (256 bytes)
Write Program Memory (Page Mode)	0101 0000	xxx A12 A11 A10 A9 A8	Byte 0	Byte 1... Byte 255	Write data to Program memory in the Page Mode (256 bytes)

Notes: 1. The signature bytes are not readable in Lock Bit Modes 3 and 4.

- 2. B1 = 0, B2 = 0 → Mode 1, no lock protection
- B1 = 0, B2 = 1 → Mode 2, lock bit 1 activated
- B1 = 1, B2 = 0 → Mode 3, lock bit 2 activated
- B1 = 1, B2 = 1 → Mode 4, lock bit 3 activated

Each of the lock bits needs to be activated sequentially before Mode 4 can be executed.

When Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at AL1.

For Page Read/Write, the data always starts from byte 0 to 255. After the command byte and upper address byte are latched, each byte thereafter is treated as data until all 256 bytes are shifted in/out. Then the next instruction will be ready to be decoded.



Serial Programming Characteristics

Figure 18. Serial Programming Timing




Table 10. Serial Programming Characteristics, $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 4.0 - 5.5\text{V}$ (Unless otherwise noted)

Symbol	Parameter	Min	Typ	Max	Units
t_{CLCL}	Oscillator Frequency	0		33	MHz
t_{CLCL}	Oscillator Period	30			ns
t_{HSL}	SCK Pulse Width High	$2 t_{CLCL}$			ns
t_{LSH}	SCK Pulse Width Low	$2 t_{CLCL}$			ns
t_{OVSH}	MOSI Setup to SCK High	t_{CLCL}			ns
t_{HOX}	MOSI Hold after SCK High	$2 t_{CLCL}$			ns
t_{LIV}	SCK Low to MISO Valid	10	16	32	ns
t_{ERASE}	Chip Erase Instruction Cycle Time			500	ms
t_{WC}	Serial Byte Write Cycle Time			$64 t_{CLCL} + 400$	μs

Absolute Maximum Ratings*

Operating Temperature.....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground.....	-1.0V to +7.0V
Maximum Operating Voltage	6.6V
IO Output Current.....	15.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

Values shown in this table are valid for $T_A = -40^\circ\text{C}$ to 85°C and $V_{CC} = 4.0\text{V}$ to 5.5V , unless otherwise noted.

Symbol	Parameter	Condition	Min	Max	Units
	Input Low Voltage	(Except \overline{EA})	-0.5	$0.2 V_{CC} - 0.1$	V
	Input Low Voltage (\overline{EA})		-0.5	$0.2 V_{CC} - 0.3$	V
	Input High Voltage	(Except XTAL1, RST)	$0.2 V_{CC} + 0.9$	$V_{CC} + 0.5$	V
	Input High Voltage	(XTAL1, RST)	$0.7 V_{CC}$	$V_{CC} + 0.5$	V
	Output Low Voltage ⁽¹⁾ (Ports 1,2,3)	$I_{OL} = 1.6 \text{ mA}$		0.45	V
	Output Low Voltage ⁽¹⁾ (Port 0, ALE, \overline{PSEN})	$I_{OL} = 3.2 \text{ mA}$		0.45	V
	Output High Voltage (Ports 1,2,3, ALE, \overline{PSEN})	$I_{OH} = -60 \mu\text{A}$, $V_{CC} = 5\text{V} \pm 10\%$	2.4		V
		$I_{OH} = -25 \mu\text{A}$	$0.75 V_{CC}$		V
		$I_{OH} = -10 \mu\text{A}$	$0.9 V_{CC}$		V
	Output High Voltage (Port 0 in External Bus Mode)	$I_{OH} = -800 \mu\text{A}$, $V_{CC} = 5\text{V} \pm 10\%$	2.4		V
		$I_{OH} = -300 \mu\text{A}$	$0.75 V_{CC}$		V
		$I_{OH} = -80 \mu\text{A}$	$0.9 V_{CC}$		V
	Logical 0 Input Current (Ports 1,2,3)	$V_{IN} = 0.45\text{V}$		-50	μA
	Logical 1 to 0 Transition Current (Ports 1,2,3)	$V_{IN} = 2\text{V}$, $V_{CC} = 5\text{V} \pm 10\%$		-650	μA
	Input Leakage Current (Port 0, \overline{EA})	$0.45 < V_{IN} < V_{CC}$		± 10	μA
RST	Reset Pulldown Resistor		10	30	$\text{k}\Omega$
IO	Pin Capacitance	Test Freq. = 1 MHz, $T_A = 25^\circ\text{C}$		10	pF
	Power Supply Current	Active Mode, 12 MHz		25	mA
		Idle Mode, 12 MHz		6.5	mA
	Power-down Mode ⁽¹⁾	$V_{CC} = 5.5\text{V}$		50	μA

- Notes:
- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:
 Maximum I_{OL} per port pin: 10 mA
 Maximum I_{OL} per 8-bit port:
 Port 0: 26 mA Ports 1, 2, 3: 15 mA
 Maximum total I_{OL} for all output pins: 71 mA
 If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.
 - Minimum V_{CC} for Power-down is 2V.






Characteristics

Under operating conditions, load capacitance for Port 0, ALE/ $\overline{\text{PROG}}$, and $\overline{\text{PSEN}}$ = 100 pF; load capacitance for all other ports = 80 pF.


Internal Program and Data Memory Characteristics

Symbol	Parameter	12 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	
CLCL	Oscillator Frequency			0	33	MHz
CLL	ALE Pulse Width	127		$2t_{\text{CLCL}}-40$		ns
CLL	Address Valid to ALE Low	43		$t_{\text{CLCL}}-25$		ns
CLAX	Address Hold After ALE Low	48		$t_{\text{CLCL}}-25$		ns
CLIV	ALE Low to Valid Instruction In		233		$4t_{\text{CLCL}}-65$	ns
CLPL	ALE Low to $\overline{\text{PSEN}}$ Low	43		$t_{\text{CLCL}}-25$		ns
CLPH	$\overline{\text{PSEN}}$ Pulse Width	205		$3t_{\text{CLCL}}-45$		ns
CLIV	$\overline{\text{PSEN}}$ Low to Valid Instruction In		145		$3t_{\text{CLCL}}-60$	ns
CLIX	Input Instruction Hold After $\overline{\text{PSEN}}$	0		0		ns
CLIZ	Input Instruction Float After $\overline{\text{PSEN}}$		59		$t_{\text{CLCL}}-25$	ns
CLAV	$\overline{\text{PSEN}}$ to Address Valid	75		$t_{\text{CLCL}}-8$		ns
CLIV	Address to Valid Instruction In		312		$5t_{\text{CLCL}}-80$	ns
CLAZ	$\overline{\text{PSEN}}$ Low to Address Float		10		10	ns
CLRH	$\overline{\text{RD}}$ Pulse Width	400		$6t_{\text{CLCL}}-100$		ns
CLWH	$\overline{\text{WR}}$ Pulse Width	400		$6t_{\text{CLCL}}-100$		ns
CLDV	$\overline{\text{RD}}$ Low to Valid Data In		252		$5t_{\text{CLCL}}-90$	ns
CLDX	Data Hold After $\overline{\text{RD}}$	0		0		ns
CLDZ	Data Float After $\overline{\text{RD}}$		97		$2t_{\text{CLCL}}-28$	ns
CLDV	ALE Low to Valid Data In		517		$8t_{\text{CLCL}}-150$	ns
CLDV	Address to Valid Data In		585		$9t_{\text{CLCL}}-165$	ns
CLML	ALE Low to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	200	300	$3t_{\text{CLCL}}-50$	$3t_{\text{CLCL}}+50$	ns
CLWL	Address to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	203		$4t_{\text{CLCL}}-75$		ns
CLWX	Data Valid to $\overline{\text{WR}}$ Transition	23		$t_{\text{CLCL}}-30$		ns
CLWH	Data Valid to $\overline{\text{WR}}$ High	433		$7t_{\text{CLCL}}-130$		ns
CLQX	Data Hold After $\overline{\text{WR}}$	33		$t_{\text{CLCL}}-25$		ns
CLAZ	$\overline{\text{RD}}$ Low to Address Float		0		0	ns
CLLH	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE High	43	123	$t_{\text{CLCL}}-25$	$t_{\text{CLCL}}+25$	ns


Internal Program Memory Read Cycle




Internal Data Memory Read Cycle



External Data Memory Write Cycle



External Clock Drive Waveforms



External Clock Drive


Symbol	Parameter	Min	Max	Units
CLCL	Oscillator Frequency	0	33	MHz
CL	Clock Period	30		ns
CHCX	High Time	12		ns
CLCX	Low Time	12		ns
CHCL	Rise Time		5	ns
CLCL	Fall Time		5	ns

Serial Port Timing: Shift Register Mode Test Conditions


The values in this table are valid for $V_{CC} = 4.0V$ to $5.5V$ and Load Capacitance = 80 pF .

Symbol	Parameter	12 MHz Osc		Variable Oscillator		Units
		Min	Max	Min	Max	
t _{XL}	Serial Port Clock Cycle Time	1.0		12t _{CLCL}		μs
t _{VXH}	Output Data Setup to Clock Rising Edge	700		10t _{CLCL} -133		ns
t _{HQX}	Output Data Hold After Clock Rising Edge	50		2t _{CLCL} -80		ns
t _{HDX}	Input Data Hold After Clock Rising Edge	0		0		ns
t _{HV}	Clock Rising Edge to Input Data Valid		700		10t _{CLCL} -133	ns


Shift Register Mode Timing Waveforms



Testing Input/Output Waveforms⁽¹⁾



Float Waveforms⁽¹⁾



1. AC Inputs during testing are driven at $V_{CC} - 0.5V$ for a logic 1 and $0.45V$ for a logic 0. Timing measurements are made at V_{IH} min. for a logic 1 and V_{IL} max. for a logic 0.

- Note: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs.



Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
24	4.0V to 5.5V	AT89S52-24AC	44A	Commercial (0°C to 70°C)
		AT89S52-24JC	44J	
		AT89S52-24PC	40P6	
		AT89S52-24AI	44A	Industrial (-40°C to 85°C)
		AT89S52-24JI	44J	
		AT89S52-24PI	40P6	
33	4.5V to 5.5V	AT89S52-33AC	44A	Commercial (0°C to 70°C)
		AT89S52-33JC	44J	
		AT89S52-33PC	40P6	


 = Preliminary Availability

Package Type	
A	44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
J	44-lead, Plastic J-leaded Chip Carrier (PLCC)
P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)

AT89S52


Packaging Information

44A, 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)
 Dimensions in Millimeters and (Inches)*




*Controlling dimension: millimeters

44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)
 Dimensions in Inches and (Millimeters)



40P6, 40-pin, 0.600" Wide, Plastic Dual In Line Package (PDIP)
 Dimensions in Inches and (Millimeters)
 JEDEC STANDARD MS-011 AC





Atmel Headquarters

Corporate Headquarters
2325 Orchard Parkway
San Jose, CA 95131
TEL (408) 441-0311
FAX (408) 487-2600

Europe
Atmel SarL
Route des Arsenaux 41
Casa Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500

Asia
Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
17 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369

Japan
Atmel Japan K.K.
1F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

Atmel Product Operations

Atmel Colorado Springs
1150 E. Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL (719) 576-3300
FAX (719) 540-1759

Atmel Grenoble
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
TEL (33) 4-7658-3000
FAX (33) 4-7658-3480

Atmel Heilbronn
Theresienstrasse 2
POB 3535
D-74025 Heilbronn, Germany
TEL (49) 71 31 67 25 94
FAX (49) 71 31 67 24 23

Atmel Nantes
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 0 2 40 18 18 18
FAX (33) 0 2 40 18 19 60

Atmel Rousset
Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-4253-6000
FAX (33) 4-4253-6001

Atmel Smart Card ICs
Scottish Enterprise Technology Park
East Kilbride, Scotland G75 0QR
TEL (44) 1355-357-000
FAX (44) 1355-242-743

Fax-on-Demand
North America:
1-(800) 292-8635
International:
1-(408) 441-0732

e-mail
literature@atmel.com
Web Site
<http://www.atmel.com>

BBS
1-(408) 436-4309

Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors or omissions that may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted to the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel® is the registered trademark of Atmel.

Intel® is the registered trademark of Intel Corporation. Terms and product names in this document may be trademarks of others.



Printed on recycled paper.

Rev. 1919A-07/01/hM

DATA SHEET

ADC0803/0804 CMOS 8-bit A/D converters

Product data
Supersedes data of 2001 Aug 03

2002 Oct 17



CMOS 8-bit A/D converters

ADC0803/0804

DESCRIPTION

The ADC0803 family is a series of three CMOS 8-bit successive approximation A/D converters using a resistive ladder and a capacitive array together with an auto-zero comparator. These converters are designed to operate with microprocessor-controlled systems using a minimum of external circuitry. The 3-State output data can be connected directly to the data bus.

The differential analog voltage input allows for increased common-mode rejection and provides a means to adjust the zero-scale offset. Additionally, the voltage reference input provides a means of encoding small analog voltages to the full 8 bits of resolution.

FEATURES

Compatible with most microprocessors

Differential inputs

3-State outputs

Logic levels TTL and MOS compatible

Can be used with internal or external clock

Analog input range 0 V to V_{CC}

Single 5 V supply

Guaranteed specification with 1 MHz clock

PIN CONFIGURATION




Figure 1. Pin configuration

APPLICATIONS

- Transducer-to-microprocessor interface
- Digital thermometer
- Digitally-controlled thermostat
- Microprocessor-based monitoring and control systems

ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE	TOPSIDE MARKING	DWG #
SO package	0 to 70 °C	ADC0803CD, ADC0804CD	ADC0803-1CD, ADC0804-1CD	SOT163-1
SO package	-40 to 85 °C	ADC0803LCD, ADC0804LCD	ADC0803-1LCD, ADC0804-1LCD	SOT163-1
DIP package	0 to 70 °C	ADC0803CN, ADC0804CN	ADC0803-1CN, ADC0804-1CN	SOT146-1
DIP package	-40 to +85 °C	ADC0803LCN, ADC0804LCN	ADC0803-1LCN, ADC0804-1LCN	SOT146-1

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
	Supply voltage		6.5	V
	Logic control input voltages		-0.3 to +16	V
	All other input voltages		-0.3 to ($V_{CC} + 0.3$)	V
	Operating temperature range			
	ADC0803LCD/ADC0804LCD		-40 to +85	°C
	ADC0803LCN/ADC0804LCN		-40 to +85	°C
	ADC0803CD/ADC0804CD		0 to +70	°C
	ADC0803CN/ADC0804CN		0 to +70	°C
	Storage temperature		-65 to +150	°C
	Lead soldering temperature (10 seconds)		230	°C
	Maximum power dissipation ¹	$T_{amb} = 25$ °C (still air)		
	N package		1690	mW
	D package		1390	mW

¹Rate above 25 °C, at the following rates: N package at 13.5 mW/°C; D package at 11.1 mW/°C.

CMOS 8-bit A/D converters

ADC0803/0804

CLOCK DIAGRAM




Figure 2. Block diagram

SL00017

CMOS 8-bit A/D converters

ADC0803/0804

ELECTRICAL CHARACTERISTICS

$V_{CC} = 5.0\text{ V}$, $f_{CLK} = 1\text{ MHz}$, $T_{min} \leq T_{amb} \leq T_{max}$, unless otherwise specified.

MBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT
			Min	Typ	Max	
	ADC0803 relative accuracy error (adjusted)	Full-Scale adjusted			0.50	LSB
	ADC0804 relative accuracy error (unadjusted)	$V_{REF}/2 = 2.500\text{ V}_{DC}$			1	LSB
	$V_{REF}/2$ input resistance ³	$V_{CC} = 0\text{ V}^2$	400	680		Ω
	Analog input voltage range ³		-0.05		$V_{CC}+0.05$	V
	DC common-mode error	Over analog input voltage range		1/16	1/8	LSB
	Power supply sensitivity	$V_{CC} = 5\text{ V} \pm 10\%^1$		1/16		LSB
Control inputs						
	Logical "1" input voltage	$V_{CC} = 5.25\text{ V}_{DC}$	2.0		15	V_{DC}
	Logical "0" input voltage	$V_{CC} = 4.75\text{ V}_{DC}$			0.8	V_{DC}
	Logical "1" input current	$V_{IN} = 5\text{ V}_{DC}$		0.005	1	μA_{DC}
	Logical "0" input current	$V_{IN} = 0\text{ V}_{DC}$	-1	-0.005		μA_{DC}
Clock in and clock R						
	Clock in positive-going threshold voltage		2.7	3.1	3.5	V_{DC}
	Clock in negative-going threshold voltage		1.5	1.8	2.1	V_{DC}
	Clock in hysteresis (V_{T+})-(V_{T-})		0.6	1.3	2.0	V_{DC}
	Logical "0" clock R output voltage	$I_{OL} = 360\text{ }\mu\text{A}$, $V_{CC} = 4.75\text{ V}_{DC}$			0.4	V_{DC}
	Logical "1" clock R output voltage	$I_{OH} = -360\text{ }\mu\text{A}$, $V_{CC} = 4.75\text{ V}_{DC}$	2.4			V_{DC}
Data output and INTR						
	Logical "0" output voltage					
	Data outputs	$I_{OL} = 1.6\text{ mA}$, $V_{CC} = 4.75\text{ V}_{DC}$			0.4	V_{DC}
	INTR outputs	$I_{OL} = 1.0\text{ mA}$, $V_{CC} = 4.75\text{ V}_{DC}$			0.4	V_{DC}
	Logical "1" output voltage	$I_{OH} = -360\text{ }\mu\text{A}$, $V_{CC} = 4.75\text{ V}_{DC}$	2.4			V_{DC}
		$I_{OH} = -10\text{ }\mu\text{A}$, $V_{CC} = 4.75\text{ V}_{DC}$	4.5			
	3-State output leakage	$V_{OUT} = 0\text{ V}_{DC}$, $\overline{CS} = \text{logical "1"}$	-3			μA_{DC}
	3-State output leakage	$V_{OUT} = 5\text{ V}_{DC}$, $\overline{CS} = \text{logical "1"}$			3	μA_{DC}
	+Output short-circuit current	$V_{OUT} = 0\text{ V}$, $T_{amb} = 25\text{ }^\circ\text{C}$	4.5	12		mA_{DC}
	-Output short-circuit current	$V_{OUT} = V_{CC}$, $T_{amb} = 25\text{ }^\circ\text{C}$	9.0	30		mA_{DC}
	Power supply current	$f_{CLK} = 1\text{ MHz}$, $V_{REF}/2 = \text{OPEN}$, $\overline{CS} = \text{Logical "1"}$, $T_{amb} = 25\text{ }^\circ\text{C}$		3.0	3.5	mA

ES:

Analog inputs must remain within the range: $-0.05 \leq V_{IN} \leq V_{CC} + 0.05\text{ V}$.

See typical performance characteristics for input resistance at $V_{CC} = 5\text{ V}$.

$V_{REF}/2$ and V_{IN} must be applied after the V_{CC} has been turned on to prevent the possibility of latching.

CMOS 8-bit A/D converters

ADC0803/0804

ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TO	FROM	TEST CONDITIONS	LIMITS			UNIT
					Min	Typ	Max	
	Conversion time			$f_{CLK} = 1 \text{ MHz}^1$	66		73	μs
f_{CLK}	Clock frequency ¹				0.1	1.0	3.0	MHz
	Clock duty cycle ¹				40		60	%
	Free-running conversion rate			$\overline{CS} = 0, f_{CLK} = 1 \text{ MHz}$ INTR tied to WR			13690	conv/s
$t_{WR(L)}$	Start pulse width			$\overline{CS} = 0$	30			ns
t_{AC}	Access time	Output	\overline{RD}	$\overline{CS} = 0, C_L = 100 \text{ pF}$		75	100	ns
t_{OH}	3-State control	Output	\overline{RD}	$C_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega$ See 3-State test circuit		70	100	ns
t_{R1}	INTR delay	INTR	\overline{WD} or \overline{RD}			100	150	ns
	Logic input capacitance					5	7.5	pF
t_{OUT}	3-State output capacitance					5	7.5	pF

NOTE: Accuracy is guaranteed at $f_{CLK} = 1 \text{ MHz}$. Accuracy may degrade at higher clock frequencies.

FUNCTIONAL DESCRIPTION

The devices operate on the Successive Approximation principle. Analog switches are closed sequentially by successive approximation logic until the input to the auto-zero comparator $(+V_{IN(-)} - V_{IN(-)})$ matches the voltage from the decoder. After all bits are tested and determined, the 8-bit binary code corresponding to the input voltage is transferred to an output latch. Conversion begins on the arrival of a pulse at the WR input if the CS input is low. On a high-to-Low transition of the signal at the WR or the CS input, INTR is initialized, the shift register is reset, and the INTR output goes high. The A/D will remain in the reset state as long as the CS or WR inputs remain low. Conversion will start from one to eight clock periods after one or both of these inputs makes a Low-to-High transition. After the conversion is complete, the INTR pin will make a high-to-Low transition. This can be used to interrupt a processor, or to provide a signal the availability of a new conversion result. A read operation (with CS low) will clear the INTR line and enable the output latches. The device may be run in the free-running mode as described later. A conversion in progress can be interrupted by issuing another start command.

Digital Control Inputs

Digital control inputs (CS, WR, RD) are compatible with standard TTL logic voltage levels. The required signals at these pins correspond to Chip Select, START Conversion, and Output Enable control signals, respectively. They are active-Low for easy interface to microprocessor and microcontroller control buses. For applications not using microprocessors, the CS input (Pin 1) can be grounded and the A/D START function is achieved by a high-going pulse to the WR input (Pin 3). The Output Enable function is achieved by a logic low signal at the RD input (Pin 2), which may be grounded to constantly have the latest conversion result available at the output.

ANALOG OPERATION

Analog Input Current

The analog comparisons are performed by a capacitive charge summing circuit. The input capacitor is switched between $V_{IN(+4)}$ and $V_{IN(-)}$, while reference capacitors are switched between taps on the reference voltage divider string. The net charge corresponds to the weighted difference between the input and the most recent total value set by the successive approximation register.

The internal switching action causes displacement currents to flow at the analog inputs. The voltage on the on-chip capacitance is switched through the analog differential input voltage, resulting in proportional currents entering the $V_{IN(+)}$ input and leaving the $V_{IN(-)}$ input. These transient currents occur at the leading edge of the internal clock pulses. They decay rapidly so do not inherently cause errors as the on-chip comparator is strobed at the end of the clock period.

Input Bypass Capacitors and Source Resistance

Bypass capacitors at the input will average the charges mentioned above, causing a DC and an AC current to flow through the output resistance of the analog signal sources. This charge pumping action is worse for continuous conversions with the $V_{IN(+)}$ input at full scale. This current can be a few microamps, so bypass capacitors should NOT be used at the analog inputs of the $V_{REF}/2$ input for high resistance sources ($> 1 \text{ k}\Omega$). If input bypass capacitors are desired for noise filtering and a high source resistance is desired to minimize capacitor size, detrimental effects of the voltage drop across the input resistance can be eliminated by adjusting the full scale with both the input resistance and the input bypass capacitor in place. This is possible because the magnitude of the input current is a precise linear function of the differential voltage.

CMOS 8-bit A/D converters

ADC0803/0804

ge values of source resistance where an input bypass capacitor not used will not cause errors as the input currents settle out prior e comparison time. If a low pass filter is required in the system, a low valued series resistor (< 1 kΩ) for a passive RC section or an op amp active filter (low pass). For applications with source stances at or below 1 kΩ, a 0.1 μF bypass capacitor at the inputs prevent pickup due to series lead inductance or a long wire. A Ω series resistor can be used to isolate this capacitor (both the stor and capacitor should be placed out of the feedback loop) the output of the op amp, if used.

Differential Voltage Inputs and Common-Mode Rejection

se A/D converters have additional flexibility due to the analog differential voltage input. The $V_{IN(-)}$ input (Pin 7) can be used to ract a fixed voltage from the input reading (tare correction). This so useful in a 4/20 mA current loop conversion. Common-mode e can also be reduced by the use of the differential input.

time interval between sampling $V_{IN(+)}$ and $V_{IN(-)}$ is 4.5 clock ds. The maximum error due to this time difference is given by:

$$V_{error(max)} = (V_P) (2f_{CM}) (4.5/f_{CLK}),$$

where:

$V_{error(max)}$ = error voltage due to sampling delay

V_P = peak value of common-mode voltage

f_{CM} = common mode frequency

Example, with a 60 Hz common-mode frequency, f_{CM} , and a 1/2 A/D clock, f_{CLK} , keeping this error to 1/4 LSB (about 5 mV) and allow a common-mode voltage, V_P , which is given by:

$$V_P = \frac{V_{error(max)} (f_{CLK})}{(2f_{CM})(4.5)}$$

$$V_P = \frac{(5 \times 10^{-3}) (10^4)}{(6.28) (60) (4.5)} = 2.95V$$

allowed range of analog input voltages usually places more e restrictions on input common-mode voltage levels than this, ver.

analog input span less than the full 5 V capability of the device, her with a relatively large zero offset, can be easily handled by f the differential input. (See Reference Voltage Span Adjust).

Shielding and Stray Pickup

leads of the analog inputs (Pins 6 and 7) should be kept as as possible to minimize input noise coupling and stray signal up. Both EMI and undesired digital signal coupling to these s can cause system errors. The source resistance for these s should generally be below 5 kΩ to help avoid undesired noise p. Input bypass capacitors at the analog inputs can create s as described previously. Full scale adjustment with any input s capacitors in place will eliminate these errors.

Reference Voltage

application flexibility, these A/D converters have been designed to accommodate fixed reference voltages of 5V to Pin 20 or 2.5 V to Pin 9, or an adjusted reference voltage at Pin 9. The reference can be determined by forcing it at $V_{REF/2}$ input, or can be determined by the V_{REF} voltage (Pin 20). Figure 6 indicates how this is accomplished.

Reference Voltage Span Adjust

Note that the Pin 9 ($V_{REF/2}$) voltage is either 1/2 the voltage applied to the V_{CC} supply pin, or is equal to the voltage which is externally forced at the $V_{REF/2}$ pin. In addition to allowing for flexible references and full span voltages, this also allows for a ratiometric voltage reference. The internal gain of the $V_{REF/2}$ input is 2, making the full-scale differential input voltage twice the voltage at Pin 9.

For example, a dynamic voltage range of the analog input voltage that extends from 0 to 4 V gives a span of 4 V (4-0), so the $V_{REF/2}$ voltage can be made equal to 2 V (half of the 4 V span) and full scale output would correspond to 4 V at the input.

On the other hand, if the dynamic input voltage had a range of 0.5 to 3.5 V, the span or dynamic input range is 3 V (3.5-0.5). To encode this 3 V span with 0.5 V yielding a code of zero, the minimum expected input (0.5 V, in this case) is applied to the $V_{IN(-)}$ pin to account for the offset, and the $V_{REF/2}$ pin is set to 1/2 the 3 V span, or 1.5 V. The A/D converter will now encode the $V_{IN(+)}$ signal between 0.5 and 3.5 V with 0.5 V at the input corresponding to a code of zero and 3.5 V at the input producing a full scale output code. The full 8 bits of resolution are thus applied over this reduced input voltage range. The required connections are shown in Figure 7.

Operating Mode

These converters can be operated in two modes:

- 1) absolute mode
- 2) ratiometric mode

In absolute mode applications, both the initial accuracy and the temperature stability of the reference voltage are important factors in the accuracy of the conversion. For $V_{REF/2}$ voltages of 2.5 V, initial errors of ±10 mV will cause conversion errors of ±1 LSB due to the gain of 2 at the $V_{REF/2}$ input. In reduced span applications, the initial value and stability of the $V_{REF/2}$ input voltage become even more important as the same error is a larger percentage of the $V_{REF/2}$ nominal value. See Figure 8.

In ratiometric converter applications, the magnitude of the reference voltage is a factor in both the output of the source transducer and the output of the A/D converter, and, therefore, cancels out in the final digital code. See Figure 9.

Generally, the reference voltage will require an initial adjustment. Errors due to an improper reference voltage value appear as full-scale errors in the A/D transfer function.

ERRORS AND INPUT SPAN ADJUSTMENTS

There are many sources of error in any data converter, some of which can be adjusted out. Inherent errors, such as relative accuracy, cannot be eliminated, but such errors as full-scale and zero scale offset errors can be eliminated quite easily. See Figure 7.

Zero Scale Error

Zero scale error of an A/D is the difference of potential between the ideal 1/2 LSB value (9.8 mV for $V_{REF/2}=2.500$ V) and that input voltage which just causes an output transition from code 0000 0000 to a code of 0000 0001.

If the minimum input value is not ground potential, a zero offset can be made. The converter can be made to output a digital code of 0000 0000 for the minimum expected input voltage by biasing the $V_{IN(-)}$ input to that minimum value expected at the $V_{IN(-)}$ input to that minimum value expected at the $V_{IN(+)}$ input. This uses the differential mode of the converter. Any offset adjustment should be done prior to full scale adjustment.

CMOS 8-bit A/D converters

ADC0803/0804

Scale Adjustment

Scale gain is adjusted by applying any desired offset voltage to $V_{IN}(-)$, then applying the $V_{IN}(+)$ a voltage that is $1-1/2$ LSB less than desired analog full-scale voltage range and then adjusting the magnitude of $V_{REF}/2$ input voltage (or the V_{CC} supply if there is no $V_{REF}/2$ input connection) for a digital output code which just changes from 1111 1110 to 1111 1111. The ideal $V_{IN}(+)$ voltage for full-scale adjustment is given by:

$$V_{IN}(+) = V_{IN}(-) - 1.5 \times \frac{V_{MAX} - V_{MIN}}{255}$$

where:

V_{MAX} = high end of analog input range (ground referenced)

V_{MIN} = low end (zero offset) of analog input (ground referenced)

CLOCKING OPTION

Clock signal for these A/Ds can be derived from external sources, such as a system clock, or self-clocking can be accomplished by adding an external resistor and capacitor, as shown in Figure 11.

Any capacitive or DC loading of the CLK R pin should be avoided as this will disturb normal converter operation. Loads less than 50pF are allowed. This permits driving up to seven A/D converter CLK INs of this family from a single CLK R pin of one converter. For heavy loading of the clock line, a CMOS or low power TTL buffer or input logic should be used to minimize the loading on the CLK R pin.

Start During a Conversion

A conversion in process can be halted and a new conversion began by pulling the \overline{CS} and \overline{WR} inputs low and allowing at least one of them to go high again. The output data latch is not updated if the conversion in progress is not completed; the data from the previously completed conversion will remain in the output data registers until a subsequent conversion is completed.

Continuous Conversion

To provide continuous conversion of input data, the \overline{CS} and \overline{RD} inputs are grounded and \overline{INTR} output is tied to the \overline{WR} input. This \overline{WR} connection should be momentarily forced to a logic low power-up to insure circuit operation. See Figure 10 for one way to accomplish this.

DRIVING THE DATA BUS

This CMOS A/D converter, like MOS microprocessors and memories, will require a bus driver when the total capacitance of the data bus gets large. Other circuitry tied to the data bus will add to the total capacitive loading, even in the high impedance mode.

There are alternatives in handling this problem. The capacitive loading of the data bus slows down the response time, although DC specifications are still met. For systems with a relatively low CPU clock frequency, more time is available in which to establish proper logic levels on the bus, allowing higher capacitive loads to be driven (see Typical Performance Characteristics).

At higher CPU clock frequencies, time can be extended for I/O reads (and/or writes) by inserting wait states (8880) or using clock-extending circuits (6800, 8035).

Finally, if time is critical and capacitive loading is high, external bus drivers must be used. These can be 3-State buffers (low power Schottky is recommended, such as the N74LS240 series) or special higher current drive products designed as bus drivers. High current bipolar bus drivers with PNP inputs are recommended as the PNP input offers low loading of the A/D output, allowing better response time.

POWER SUPPLIES

Noise spikes on the V_{CC} line can cause conversion errors as the internal comparator will respond to them. A low inductance filter capacitor should be used close to the converter V_{CC} pin and values of 1 μ F or greater are recommended. A separate 5 V regulator for the converter (and other 5 V linear circuitry) will greatly reduce digital noise on the V_{CC} supply and the attendant problems.

WIRING AND LAYOUT PRECAUTIONS

Digital wire-wrap sockets and connections are not satisfactory for breadboarding this (or any) A/D converter. Sockets on PC boards can be used. All logic signal wires and leads should be grouped or kept as far as possible from the analog signal leads. Single wire analog input leads may pick up undesired hum and noise, requiring the use of shielded leads to the analog inputs in many applications.

A single-point analog ground separate from the logic or digital ground points should be used. The power supply bypass capacitor and the self-clocking capacitor, if used, should be returned to digital ground. Any $V_{REF}/2$ bypass capacitor, analog input filter capacitors, and any input shielding should be returned to the analog ground point. Proper grounding will minimize zero-scale errors which are present in every code. Zero-scale errors can usually be traced to improper board layout and wiring.

MOS 8-bit A/D converters

ADC0803/0804

PLICATIONS

roprocessor Interfacing

family of A/D converters was designed for easy microprocessor interfacing. These converters can be memory mapped with appropriate memory address decoding for CS (read) input. The active-Low write pulse from the processor is then connected to the active-Low input of the A/D converter, while the processor active-Low read signal is fed to the converter RD input to read the converted data. If the processor clock signal is derived from the microprocessor system clock, the designer/programmer should be sure that there is no attempt to read the converter until 74 converter clock pulses after the start signal goes high. Alternatively, the INTTR pin may be used to interrupt the microprocessor to cause reading of the converted data. Of course, the converter can be connected and addressed as a peripheral (in I/O space), as shown in Figure 12. A bus driver should be used as a buffer for the A/D output in large microprocessor systems where the converter leaves the PC board and/or must drive capacitive loads in excess of 100 pF. See Figure 14.

Interfacing the SCN8048 microcomputer family is pretty simple, as shown in Figure 13. Since the SCN8048 family has 24 I/O lines, one address line (shown here as bit 0 or port 1) can be used as the chip select signal to the converter, eliminating the need for an address decoder. The RD and WR signals are generated by reading from or writing to a dummy address.

Digitizing a Transducer Interface Output

Circuit Description

Figure 15 shows an example of digitizing transducer interface output. In this case, the transducer interface is the NE5521, an Instrumentation (Linear Variable Differential Transformer) Signal Conditioner. The active-Low diode at the A/D input is used to insure that the input to the A/D converter does not go excessively beyond the supply voltage of the A/D. See

the NE5521 data sheet for a complete description of the operation of that part.

Circuit Adjustment

To adjust the full scale and zero scale of the A/D, determine the range of voltages that the transducer interface output will take on. Set the LVDT core for null and set the Zero Scale Scale Adjust Potentiometer for a digital output from the A/D of 1000 000. Set the LVDT core for maximum voltage from the interface and set the Full Scale Adjust potentiometer so the A/D output is just barely 1111 1111.

A Digital Thermostat

Circuit Description

The schematic of a Digital Thermostat is shown in Figure 16. The A/D digitizes the output of the LM35, a temperature transducer IC with an output of 10 mV per °C. With VREF/2 set for 2.56 V, this 10 mV corresponds to 1/2 LSB and the circuit resolution is 2 °C. Reducing VREF/2 to 1.28 yields a resolution of 1 °C. Of course, the lower VREF/2 is, the more sensitive the A/D will be to noise.

The desired temperature is set by holding either of the set buttons closed. The SCC80C451 programming could cause the desired (set) temperature to be displayed while either button is depressed and for a short time after it is released. At other times the ambient temperature could be displayed.

The set temperature is stored in an SCN8051 internal register. The A/D conversion is started by writing anything at all to the A/D with port pin P10 set high. The desired temperature is compared with the digitized actual temperature, and the heater is turned on or off by clearing setting port pin P12. If desired, another port pin could be used to turn on or off an air conditioner.

The display drivers are NE587s if common anode LED displays are used. Of course, it is possible to interface to LCD displays as well.

CMOS 8-bit A/D converters

ADC0803/0804

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Typical Performance Characteristics

SL00018

MOS 8-bit A/D converters

ADC0803/0804

3-STATE TEST CIRCUITS AND WAVEFORMS (ADC0801-1)





Figure 4. 3-State Test Circuits and Waveforms (ADC0801-1)

TIMING DIAGRAMS (All timing is measured from the 50% voltage points)



Output Enable and Reset INTR

Figure 5. Timing Diagrams

CMOS 8-bit A/D converters

ADC0803/0804




Figure 6. Internal Reference Design




Figure 7. Offsetting the Zero Scale and Adjusting the Input Range (Span)




Figure 8. Absolute Mode of Operation

MOS 8-bit A/D converters

ADC0803/0804




Figure 9. Ratiometric Mode of Operation with Optional Full Scale Adjustment




Figure 10. Connection for Continuous Conversion




Figure 11. Self-Clocking the Converter




Figure 12. Interfacing to 8080A Microprocessor

CMOS 8-bit A/D converters

ADC0803/0804




Figure 13. SCN8051 Interfacing




Figure 14. Buffering the A/D Output to Drive High Capacitance Loads and for Driving Off-Board Loads





Figure 15. Digitizing a Transducer Interface Output



SL00031


Figure 16. Digital Thermostat

CMOS 8-bit A/D converters

ADC0803/0804

20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	Z ⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8° 0°
ches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	

Note
Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ		
SOT163-1	075E04	MS-013			97-05-22 99-12-27

CMOS 8-bit A/D converters

ADC0803/0804

20: plastic dual in-line package; 20 leads (300 mil)

SOT146-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	c	D ⁽¹⁾	E ⁽¹⁾	e	e ₁	L	M _E	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	0.36 0.23	26.92 26.54	6.40 6.22	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	2.0
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.014 0.009	1.060 1.045	0.25 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.078

Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES			EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ		
SOT146-1		MS-001	SC-603		95-05-24 99-12-27

CMOS 8-bit A/D converters

ADC0803/0804

REVISION HISTORY

Date	Description
20021017	Product data; third version; supersedes data of 2001 Aug 03. Engineering Change Notice 853-0034 28949 (date: 20020916). Modifications: • Add "Topside Marking" column to Ordering Information table.
20010803	Product data; second version (9397 750 08926). Engineering Change Notice 853-0034 26832 (date: 20010803).
19940831	Product data; initial version. Engineering Change Notice 853-0034 13721 (date: 19940831).

CMOS 8-bit A/D converters

ADC0803/0804

Data sheet status

Level	Data sheet status [1]	Product status [2] [3]	Definitions
	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Please consult the most recently issued data sheet before initiating or completing a design.

The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL <http://www.semiconductors.philips.com>.

For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimer

Warranty — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, trademark, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit <http://www.semiconductors.philips.com>. Fax: +31 40 27 24825

© Koninklijke Philips Electronics N.V. 2002
All rights reserved. Printed in U.S.A.

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

Date of release: 10-02

Document order number:

9397 750 10538

Let's make things better.



Features
 • Core-in-module for Virtex™, Virtex-E, Virtex-II, Virtex-II Pro, Virtex-4, Spartan™-II, Spartan-II-E, Spartan-3, and Spartan-3E FPGAs
 • Sine, Cosine, or quadrature outputs
 • Look-up table can be allocated to distributed or block memory
 • Variable dithering and Taylor series correction option
 • Support for wide high dynamic range signals using minimal amount of FPGA resources. SFDR range is 18 dB to 60 dB
 • Variable dithering removes the spectral line structure associated with conventional phase truncation
 • Supports various waveform synthesis architectures
 • Supports up to 16 independent channels
 • High-precision synthesizer with fine frequency resolution ($\Delta f = 0.02 \text{ Hz @ fclk} = 100 \text{ MHz}$, 32-bit phase accumulator)
 • Supports 32-bit two's complement output sample precision
 • Supports optional phase offset capability providing support for multiple synthesizers with precisely controlled phase differences
 • Supports multiple fixed-output frequency option
 • Supports relationally placed macro (RPM) mapping and advanced placement technology for maximum and predictable performance
 • Incorporates Xilinx Smart-IP™ technology for utmost

- parameterization and optimum implementation
- For use with v7.1i and later of the Xilinx CORE Generator™ system

Applications

- Digital radios and modems
- Software-defined radios (SDR)
- Digital down/up converters for cellular and PCS base stations
- Waveform synthesis in digital phase locked loops
- Generating injection frequencies for analog mixers

General Description

Direct digital synthesizers (DDS), or numerically controlled oscillators (NCO), are important components in many digital communication systems. Quadrature synthesizers are used for constructing digital down and up converters, demodulators, and implementing various types of modulation schemes, including PSK (phase shift keying), FSK (frequency shift keying), and MSK (minimum shift keying). A common method for digitally generating a complex or real valued sinusoid employs a look-up table scheme. The look-up table stores samples of a sinusoid. A digital integrator is used to generate a suitable phase argument that is mapped by the look-up table to the desired output waveform. A simple user interface accepts system-level parameters such as the desired output frequency and spur suppression of the generated waveforms.




Figure 1: Phase Truncation DDS (A simplified view of the DDS core)

All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners. Xilinx design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this information is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability for a particular purpose.

Principle of Operation

High-level view of the DDS Core is presented in Figure 5-1. The phase accumulator (components D1 and A1) computes a phase angle that is mapped to a sinusoid (possibly complex) by the look-up table T1. The quantizer Q1, which is simply a slicer, converts the high-precision phase angle $\Theta(n)$ and generates a lower precision representation of the angle denoted $\theta(n)$ in the figure. This value is presented to the address of a look-up table that performs the mapping from phase space to time.

The quality of a signal formed by recalling samples of a sinusoid from a look-up table is affected by both the phase resolution and amplitude quantization of the process. The length and address range of the look-up table affect the signal's phase angle resolution and the signal's amplitude resolution respectively. These resolution limits are equivalent to time base jitter and amplitude quantization of the signal, and add to the modulation lines and a white broad-band noise to the signal's spectrum.

Digital synthesizers use an addressing scheme with an appropriate look-up table to form samples of an arbitrary frequency sinusoid. If an analog output is required, the DDS outputs these samples to a digital-to-analog converter and a low-pass filter to obtain an analog waveform with a specific frequency structure. Of course, the same approach is also commonly used directly in the digital domain. The look-up table traditionally stores uniformly spaced samples of a cosine and a sine wave. These samples represent a complete cycle of a length $N = 2^{B_{\Theta(n)}}$ prototype complex sinusoid and correspond to specific values of the sinusoid's phase angle $\Theta(n)$ as shown in Eq.(1).

$$\Theta(n) = n \frac{2\pi}{N} \quad (1)$$

where n is the time series sample index.

Waveform symmetry in the basis waveform can be exploited to construct a DDS that uses shortened tables. In this case, the two most significant bits of the quantized phase angle $\Theta(n)$ are used to perform quadrant mapping. This implementation results in a more area efficient implementation because the memory requirements are minimized by either fewer FPGA block RAMs or reduced memory. Based on the Core customization parameters, the DDS core will automatically employ quadrant symmetry when appropriate¹.

Output Frequency

The output frequency, f_{out} , of the DDS waveform is a function of the system clock frequency f_{clk} , the number of bits in the phase accumulator and the phase increment $\Delta\theta$. That is, $f_{out} = f(f_{clk}, B_{\Theta(n)}, \Delta\theta)$.

Output frequency in Hertz is defined as

$$f_{out} = \frac{f_{clk} \Delta\theta}{2^{B_{\Theta(n)}}} \text{ Hz} \quad (2)$$

For example, if the DDS parameters are

$$\begin{aligned} f_{clk} &= 120 \text{ MHz} \\ B_{\Theta(n)} &= 10 \\ \Delta\theta &= 12_{10} \end{aligned} \quad (3)$$

then the output frequency will be

$$\begin{aligned} f_{out} &= \frac{f_{clk} \Delta\theta}{2^{B_{\Theta(n)}}} \text{ Hz} \\ &= \frac{120 \times 10^6 \times 12}{2^{10}} \\ &= 1406250 \text{ MHz} \end{aligned} \quad (4)$$

The phase increment value $\Delta\theta$ required to generate an output frequency f_{out} Hz is

$$\Delta\theta = \frac{f_{out} 2^{B_{\Theta(n)}}}{f_{clk}} \quad (5)$$

Frequency Resolution

The frequency resolution Δf of the synthesizer is a function of the clock frequency and the number of bits $B_{\Theta(n)}$ employed in the phase accumulator. The frequency resolution can be determined using the following equation

$$\Delta f = \frac{f_{clk}}{2^{B_{\Theta(n)}}} \quad (6)$$

For example, for the DDS parameters

$$\begin{aligned} f_{clk} &= 120 \text{ MHz} \\ B_{\Theta(n)} &= 32 \end{aligned} \quad (7)$$

then the frequency resolution is

$$\begin{aligned} \Delta f &= \frac{f_{clk}}{2^{B_{\Theta(n)}}} \\ &= \frac{120 \times 10^6}{2^{32}} \\ &= 0.0279396 \text{ Hz} \end{aligned} \quad (8)$$

Phase Increment

The phase increment is an unsigned value. The phase increment term $\Delta\theta$ defines the synthesizer output frequency. Consider a DDS with the following parameterization

¹By using short tables, FPGA logic resources are actually minimized by storing a complete cycle. The user is not required to make any design decisions in this context; the CORE Generator will always produce the smallest core possible.

$$\begin{aligned}
 f_{\text{clk}} &= 100 \text{ MHz} \\
 B_{\theta(n)} &= 28 \\
 B_{\Theta(n)} &= 12
 \end{aligned}
 \tag{9}$$

erate a sinusoid with frequency $f_{\text{out}} = 19 \text{ MHz}$, the phase increment would be

$$\begin{aligned}
 \Delta\theta &= \frac{f_{\text{out}} 2^{B_{\theta(n)}}}{f_{\text{clk}}} \\
 &= \frac{19 \times 10^6 \times 2^{12}}{100 \times 10^6} \\
 &= 778.24
 \end{aligned}
 \tag{10}$$

Signal Purity Considerations

Quality of a signal formed by recalling samples of a waveform from a look-up table is affected by both the phase resolution and amplitude quantization of the process. The length and address resolution of the look-up table affect the signal's phase angle resolution and the signal's amplitude resolution respectively. These resolution limits are equivalent to time base jitter and amplitude quantization of the signal and add to the overall signal quality. In addition, the look-up table modulation lines and a white broad-band noise floor affect the signal's spectrum.

In conjunction with the system clock frequency, the phase accumulator width determines the frequency resolution of the DDS. The accumulator must have a sufficient field width to provide the desired frequency resolution. For most practical applications, a large number of bits are allocated to the phase accumulator in order to satisfy the system frequency resolution requirements. By way of example, if the required frequency resolution is 1 Hz, and the clock frequency is 100 MHz, the required field width of the accumulator is

$$\begin{aligned}
 B_{\theta(n)} &= \log_2 \left\lceil \frac{f_{\text{clk}}}{\Delta f} \right\rceil \\
 &= \left\lceil \log_2 \frac{100 \times 10^6}{1} \right\rceil \\
 &= \lceil 26.5754 \rceil \\
 &= 27 \text{ bits}
 \end{aligned}
 \tag{11}$$

$\lceil \cdot \rceil$ denotes the ceiling operator. Due to excessive frequency resolution requirements, the full precision of the phase accumulator cannot be used to index the sine/cosine look-up table. The block labeled Q1 in the phase accumulator, performs the phase angle quantization. The look-up table can be located in block or distributed memory.

Truncating the phase accumulator introduces time base jitter to the output waveform. As shown in Eq. (12), this jitter introduces an undesired phase modulation that is proportional to the truncation error.

$$\begin{aligned}
 \Theta(n) &= \theta(n) + \delta\theta(n) \\
 e^{j\Theta(n)} &= e^{j[\theta(n) + \delta\theta(n)]} = e^{j\theta(n)} e^{j\delta\theta(n)} \\
 e^{j\Theta(n)} &\approx e^{j\theta(n)} [1 + j\delta\theta(n)] \\
 &\approx e^{j\theta(n)} + j\delta\theta(n) e^{j\theta(n)}
 \end{aligned}
 \tag{12}$$

Figure 2 shows the look-up table addressing error, complex output time-series and the spectral domain representation of the output waveform produced by the DDS structure shown in Figure 1. The normalized frequency for this signal is 0.022 Hz, which corresponds to phase accumulation steps of 7.92 degrees per output sample. The angular resolution of the 256-point look-up table is $360 / 256$ or 1.40625 degrees per address, which is equivalent to $7.92 / 1.40625$ or 5.632 addresses per output sample. Since the address must be an integer, the fractional part is discarded and the resultant phase jitter is the cause of the spectral artifacts. Figure 3 provides an exploded view of the spectral plot in Figure 2 (c).




Figure 2: Phase truncation DDS. $f_{\text{out}} = 0.022 \text{ Hz}$, table depth = 256 12-bit precision samples. (a) Phase angle addressing error; (b) Complex output time series; (c) Output spectrum.




Figure 3: Phase truncation DDS. $f_{\text{out}} = 0.022 \text{ Hz}$, table depth = 256 12-bit precision samples. Exploded view of Figure 2 (c).

like two observations related to the phase jitter structure. Observe that the fractional part of the address is a periodic (sawtooth) error sequence which is visible for the harmonic rich (and aliased) low-level modulation evident in Figure 3. We also note that the distortion level due to incidental phase modulation is approximately 48 dB below the desired signal level, which is consistent with 6 dB/bit of address space. Put another way, for a given spur suppression is required in the output waveform referenced to the 0 dB primary tone, the DDS table must support at least $\lceil S/6 \rceil$ address bits. For example, if $S = 70$ dB, which means that the highest spur is 70 dB below the main signal, then the minimum number of address bits for the lookup table is $\lceil 70/6 \rceil = 12$ bits; a 4096-deep table.

Figure 4 and Figure 5 demonstrate the performance of a phase truncation DDS to the one presented in Figure 2 but in this case 16-bit precision output samples have been used. Note that the highest spur is still at the -48 dB level, and adding 4 additional bits to the output samples has not resulted in any further spur reduction. For a phase truncation DDS, the only option to further reduce the spur levels is to increase the depth of the look-up table.




Figure 4: Phase truncation DDS. $f_{out} = 0.022$ Hz, table depth = 256 16-bit precision samples. (a) Phase angle crossing error. (b) Complex output time series. (c) Output spectrum.




Figure 5: Phase truncation DDS. $f_{out} = 0.022$ Hz, table depth = 256 16-bit precision samples. Exploded view of Figure 4 (c).

Further examples illustrating the performance of various DDS configurations are shown in Figures 6 through Figure 10. The configuration details are annotated on the plot. For some of these examples, the synthesized frequency has been swept across a small range of the available output bandwidth. For these cases, the sweep start frequency, stop frequency, frequency increment Δf and the number of tones in the sweep interval (*Num Tones*) is indicated. The analysis transform length and window function applied to the output time series is also indicated on the plots.




Figure 6:




Figure 7:




Figure 10:




Figure 8:




Figure 11:




Figure 9:




Figure 12:




Figure 13:




Figure 15:




Figure 14:

Figure 1 provides a simplified view of the DDS core. A detailed view is shown in Figure 16. This detailed figure is similar to the simplified view, but also indicates the DDS control and interface signals *CE*, *A*, *WE*, *DATA*, *RFD* and *RDY*. Also note the inclusion of the *PHASE OFFSET* register designated *POFF*. This register is used for applying a constant phase offset to the phase slope computed in the phase accumulator *PACC*. When the Core is customized, the phase offset source can be defined as either a register, a constant, or it can be omitted entirely. When the *register* option is selected, the phase offset value is supplied via the *DATA* port. The phase offset value is treated as an unsigned quantity. If necessary, the phase offset is zero-extended before it is added to the phase accumulator.




Figure 16: DDS Core (Detailed View)

Phase increment value can be sourced from either a register or a constant. When the registered option is selected, the *DATA* port supplies the phase increment value to the phase increment register. When the *constant* option is selected, the output frequency is fixed and cannot be adjusted once the core is embedded in a design.

Phase Dithered DDS

The phase truncation DDS architecture shown in Figure 16. The quantizer Q1 introduces a phase error in the phase by discarding the least significant part, actually truncating the fractional component, of the high-precision phase accumulator. This phase error due to the discarded fractional part of the phase count is a periodic series which results in a periodic spectral line structure. Figure 17 provides an example of this process for a DDS with a table depth of 1024 and table sample precision of 16 bits. Figure 17(a) shows the phase error generated by taking the difference between the quantizer input and output signals, Figure 17(b) shows the output time series and Figure 17(c) is the signal spectrum. Observe in Figure 17(a) the periodic sawtooth structure of the phase error signal. The line spectrum of this correlated error sequence is impressed on the final output waveform and results in spurious components in the synthesizer output spectrum. These spurious components can be clearly seen in Figure 17(c).




Figure 17: DDS plots showing (a) phase error time series, (b) complex output time series, (c) output spectrum. 1024 deep lookup table, 16-bit samples, output frequency is 0.333 Hz.

This structure can be suppressed by breaking up the regularity of the address error with an additive randomizing signal. This randomizing sequence, called *dither*, is a noise sequence, with variance approximately equal to the least significant integer bit of the phase accumulator. The dither sequence is added to the high-precision accumulator output prior to quantization by Q1. The resulting *dithered DDS* architecture is shown in Figure 18.

The dithered DDS supplies, approximately, an additional 12 dB of spurious free dynamic range (SFDR) in comparison to a phase truncation design. The additional logic resources required to implement the dither sequence generator are not significant.

To provide S dB of spur suppression using a phase truncation DDS, as referenced to the 0 dB primary tone, the internal lookup table must support at least $\lceil S/6 \rceil$ address bits. To achieve this same performance using the dithered architecture requires two fewer address bits, minimizing the number of block RAMs (or logic slices for a distributed memory implementation) used in the FPGA implementation. In summary, for a dithered DDS implementation, the number of address bits needed to support S dB spur suppression is equal to $\lceil S/6 \rceil - 2$.

Figure 19, Figure 20, and Figure 21 provide the results for several dithered DDS simulations. Figure 19 shows eight simulations for a complex dithered DDS employing a table depth $N = 4096$ and 16-bit precision samples. For each plot the output frequency is different and is annotated on the plot. A phase truncation design would typically generate output spurs 72 dB below the output frequency, independent of the actual value of the output frequency. Indicated on each of the plots by the parameter A is the peak spur level achieved for the simulation. The eight spurs are -88.12, -88.22, -86.09, -88.80, -87.21, -87.55, -87.83, -87.12 dB below the output frequency. The worst case value of -86.09 is 14.09 dB better than a similarly configured phase truncation DDS.




Figure 18: Phase Dithered DDS Architecture

to achieve this same SFDR by extending the table length of the phase truncation design would require extending the table length by more than a factor of four.

Figure 20 and Figure 21 provide two more dithered DDS simulations where the output frequency is swept over a

band of frequencies. The spectrum for each discrete tone in the sweep band is overlaid to construct the final plot. The sweep start frequency, end frequency, number of tones in the sweep, and DDS configuration are annotated on the plot.




Figure 19: Dithered DDS Simulations. The DDS configuration is $N = 4096$, $B_s = 16$. The eight plots are spectral representations for eight different output frequencies. Each plot is annotated with the peak spur level.




Figure 20:




Figure 21:

Figure 20 the synthesized signal is swept over a range of frequencies starting from 0.0311 to 0.0415 Hz. There are 10 tones in the sweep separated in frequency by 0.00104 Hz. In this example the phase truncation DDS would produce peak spurs at -72 dB with respect to the 0 dB primary signal. The dithered DDS provides approximately 12 dB

better performance with the peak spur -84 dB below the output signal.

Figure 21 shows the results of a second swept frequency dithered DDS simulation. In this case the start frequency is 0.0313 Hz, the sweep termination frequency is 0.0813 Hz and there are 100 tones in the sweep. The frequency differential between successive simulations is 0.0005 Hz. A sim-

nfigured phase truncation DDS, with a table depth of 3-bit samples, would produce spurs approximately 72 dB below the output signal. Observe from the plot that a phase dithered DDS generates spurs that are 72 dB below the output signal.

One advantage of the dithered DDS is that the spectral structure present in a phase truncation design is significantly whiter and the out-of-band signal is significantly whiter. This white broadband noise floor is more desirable than the line structured spectrum. In digital communication systems that use a DDS for generating mixing signals for channelization functions, the spurs in a phase dithered DDS can act as low-level mixing tones and cause significant spectral contamination of the desired channel. In all applications the preferred implementation is a phase dithered DDS.

Taylor Series Corrected DDS

A phase dithered DDS, as well as the phase truncation DDS, have a quantizer Q1 which produces a lower precision output by discarding the fractional component of the high precision output. The reason for this quantization step is to keep the size of the lookup memory to a reasonable size. The goal is spectral purity. With the availability of embedded multipliers in the Virtex-II, Virtex-II Pro, Spartan-IIe, and Spartan-3 FPGAs, it is now practical, from a silicon-area standpoint, to use the previously discarded fractional bits to produce corrections that can be added to the lookup table and produce outputs with very high spurious free dynamic range (SFDR). These embedded multipliers are used as multipliers and do not consume any of the logic resources. The Taylor series correction DDS fixes a number of parameters as described in the [Parameters](#) section. The additional resources required for a Taylor series corrected DDS are two embedded multiplier-constant coefficient multiplier, and four adders.

Figures 22, 23, 24, and 25 show the results of four different Taylor series corrected DDS simulations. The Taylor series corrected architecture uses a table depth of 4096 and 18-bit precision samples. However, the resolution at the output of the feed-forward error processor is 18 bits. For each plot the output frequency is different and is indicated directly on the plot. A similarly configured phase dithered DDS would produce spurs at -72 dB and a phase truncation DDS at -84 dB. The peak spurs for the four plots are -118.25, -118.13, -118.10, and -118.17 dB below the output frequency.

Figure 22 shows a swept frequency Taylor series corrected DDS. The starting frequency for this example is 0.0313 Hz, the ending frequency is 0.0813 and there are 100 tones in the sweep. Using this configuration, a phase truncation DDS would produce peak spurs at approximately 72 dB below the output signal and a phase dithered DDS would produce spurs at approximately 84 dB below the output signal. In the plot the Taylor series corrected DDS pro-

duced spurs that were all the way down to 118 dB below the output signal. This result is 34 dB better than the phase dithering DDS, 46 dB better than the phase truncation DDS, and still only consumes a single 18Kb block RAM for the lookup storage. Figure 23 shows another frequency sweep simulation with 35 tones over a broader frequency range.




Figure 22: Taylor series corrected DDS – single tone test. $f_0 = 0.0092518$.




Figure 23: Taylor series corrected DDS - single tone test. $f_0 = 0.22823$.




Figure 24: Taylor series corrected DDS - single tone test. $f_0 = 0.22823$.




Figure 27: Taylor series corrected DDS - frequency sweep simulation. 100 tones.




Figure 25: Taylor series corrected DDS - single-tone test. $f_0 = 0.30342$.




Figure 28: Taylor series corrected DDS - frequency sweep simulation. 35 tones.

Interface, Control, and Timing




Figure 26: Taylor series corrected DDS - single tone test. $f_0 = 47506$.




Figure 29: DDS Symbol

Core Signal Pinout

Signal Name	Direction	Description
	Input	Master Clock - active rising edge.
	Input	Address select for writing to the phase increment (<i>PINC</i>) memory and the phase offset (<i>POFF</i>) memory. When $A_{MSB}=0$, the <i>PINC</i> memory is selected. When $A_{MSB}=1$, the <i>POFF</i> memory is selected. The four lower order bits of <i>A</i> are used to address up to 16 channels for the currently selected memory. The memory map is shown in Table 2.
	Input	Write enable - active high. Enables a write operation to the <i>PINC</i> or <i>POFF</i> memories.
	Input	Clock enable - active high. <i>CE</i> must be high during normal Core operation, but it is not required to be active during a write access to the <i>PINC</i> or <i>POFF</i> memories.
	Input	Time shared data bus. The <i>DATA</i> port is used for supplying values to the <i>PINC</i> or <i>POFF</i> memories.
	Input	Asynchronous clear - active high. When <i>ACLR</i> is asserted, the all registers in the Core are cleared. <i>RDY</i> is also deasserted.
	Input	Synchronous clear - active high. When <i>SCLR</i> is asserted, all registers in the Core are cleared. <i>RDY</i> is also deasserted.
	Output	Output data ready - active high. Indicates when the output samples are available.

Table 1: Core Signal Pinout (Continued)

Signal Name	Direction	Description
RFD†	Output	Ready for data - active high. <i>RFD</i> is a dataflow control signal present on many Xilinx LogiCOREs. In the context of the DDS, it is supplied only for consistency with other LogiCOREs. This optional port is always tied to VCC.
CHANNEL†	Output	Channel index. Indicates which channel is currently available at the output when the DDS is configured for multi-channel operation. This is an unsigned two's complement signal. It's width is determined by the number of channels.
SINE	Output	Sine time-series.
COSINE	Output	Cosine time-series.

† denotes optional pin

Figure 39 shows the timing sequence for a single-channel DDS core. In this example, the DDS has both a phase increment (*PINC*) and a phase offset (*POFF*) memory. The *PINC* memory is first written with the *PINC* value 0x0010. This is realized by supplying the value on the *DATA* port and addressing the *PINC* memory by defining the MSB of the *A* port as $A_{MSB}=0$, as shown by the memory map in Table 2. Since this example is a single-channel case, the remaining four bits of the *A* port should be set to zeros. The write is performed on the positive clock edge. *WE* must be active; i.e., $WE=1$, to perform this operation. Immediately after the *PINC* memory is loaded, the value 0x1000 is written to the *POFF* memory. This requires $A_{MSB}=1$ and $WE=1$.

Table 2: Phase Increment and Phase Offset memory map

Address	Location Description
0x0000 - 0x0015	Phase Increment (<i>PINC</i>) values for channel 0 through 15
1x0000 - 1x0015	Phase Offset (<i>POFF</i>) values for channel 0 through 15




Figure 30: DDS Timing: single-channel




Figure 31: DDS Timing: multichannel

memory is loaded on the rising edge of the clock. *CE* must have to be active to write to either the *PINC* or memories. The DDS will start operating once the table is applied (*CE*=1). Since *CE* is an optional pin, configurations that do not include this pin will begin active once the FPGA is configured and the system active. After a start-up latency (measured from the *n* of *CE*²) that depends on the pipelining configuration for the core samples will be presented on the port(s). This is indicated by *RDY*=1. For most configurations, the assertion of *Core of RDY* indicates the first output sample. However, there is an exception. If a customized such that the 0-cycle latency phase generator option is selected, and the sine-cosine look-up in distributed memory, and the table is purely combinational,

any writes to the *PINC* register will be immediately reflected at the output port(s). This is irrespective of whether *CE* is asserted or not. In this situation, there are no registers between the *PINC* register and the output nodes, there is only a combinatorial arrangement of logic. Therefore, the *CE* pin cannot have any influence on this path through the system. The *CE* pin will, of course, still control the operation of the register (now in the upper arm of the phase accumulator shown in Figure 36 (b)) in the *PACC*. As illustrated in Figure 30, valid samples begin appearing at the output ports when *RDY* goes high.

The DDS can have an optional asynchronous clear or synchronous clear port. When either type of clear is applied, the *SINE* and *COSINE* output ports will assume a value of

ing this part is present.

Figure 30 shows the *SCLR* being asserted and a new value being written on the same clock. This results in going low until the pipeline fills, and then back high until valid samples are available again. The new *PINC* value is 0x0030, which represents an output frequency that is 16 times that of the previous *PINC* value. The new output samples can be seen to be changing at a faster rate, as shown in Figure 31.

Figure 31 shows the timing for a four-channel DDS implementation. The *PINC* value for each channel is written on the output bus every four clock cycles. Valid samples are available on the output bus when the *RDY* signal goes high. The additional *AVAIL* port indicates which channel is currently available for output.

Parameters

DDS parameterization screens are shown in Figure 32, Figure 33, Figure 34, Figure 36, and Figure 37.

Customization parameter definitions are:

Component Name: The user-defined DDS component name.

Function: The DDS may have a quadrature output (sine and cosine), or a single output port — either sine or cosine. In addition, the sign of the output signal(s) can be defined using the *Negative Sine* and *Negative Cosine* checkboxes. For example, if the quadrature output option is selected (*Sine and Cosine* GUI option), and both the *Negative Sine* and *Negative Cosine* boxes are unchecked, then the output signal $s(n)$ is

$$s(n) = e^{j\Theta(n)} = \cos \Theta(n) + j \sin \Theta(n) \quad (13)$$

If the *Negative Sine* box has been checked, the output signal is defined by

$$s(n) = e^{-j\Theta(n)} = \cos \Theta(n) - j \sin \Theta(n) \quad (14)$$

Channels: The DDS core can generate a single-channel implementation as well as a multichannel implementation with support for up to 16 independent channels. If a multichannel implementation is generated, all channels will time-share the DDS outputs.

- **DDS Performance Options:** Both system-level and circuit-level performance requirements are specified and the DDS core generates an implementation to meet these requirements
 - **DDS Clock Rate:** The frequency at which the DDS core will be clocked
 - **Spurious Free Dynamic Range (SFDR):** This parameter defines the frequency domain requirements of the out-of-band noise generated by the DDS outputs. The range is from 16 to 115 dB of spur suppression. Note that an SFDR value of 102 dB or greater will force an implementation employing a Taylor Series Correction which requires the use of embedded multipliers.
 - **Frequency Resolution:** This parameter determines the granularity of the tuning frequency. If the value entered is 10, the tuning frequency can be adjusted to a precision of 10 Hz. As an example, you could tune the DDS to a frequency of 5.00003 MHz.




Figure 32: DDS Parameterization Screen - Field 1

Output Frequencies: For each channel, an independent frequency can be entered into the table for the Sine and Cosine outputs. The allowable upper range is displayed above the table and is calculated by taking one half of the DDS clock rate and then dividing by the total number of channels. This upper limit is required so that the DDS clock rate does not drop below the Nyquist frequency.

Phase Increment: The user has the choice of making the output frequency a constant value or in-circuit changeable. Selecting *Fixed* will make the frequencies constant and selecting *Programmable* will allow the phase increment values to be changed in-circuit. If *Programmable* is selected, the values entered in the table will be the initial frequencies that take effect once the FPGA has been configured. If an ACLR or SCLR signal is asserted, the output frequencies settings will not be altered. Note that the *Fixed* or *Programmable* option is applied for all DDS channels.

Phase Offset Angles: An independent offset can be added to the phase angle of each channel by entering a value into the table. The entered values will be multiplied by 2π radians. The valid range is -1.0 to 1.0.

Phase Offset: The user has the choice of making the phase offset angles a constant value, in-circuit changeable, or not used. Selecting *Fixed* will make the offsets constant; selecting *Programmable* will allow them to be changed in-circuit; selecting *None* will prevent any offset from being added. If *Programmable* is selected, the values entered in the table will be the initial offsets that will take effect once the FPGA has been configured. If an ACLR or SCLR signal is asserted, the phase offset angles settings will not be altered. Note that the *Fixed*, *Programmable*, or *None* option is applied for all DDS channels.

- **Clear Options:** If the *ACLR Pin* is selected, the core will be generated with a asynchronous reset. If the *SCLR Pin* is selected, the core will be generated with a reset that is synchronized to the clock. When asserted, the internal logic returns to its initialized state. Note that all programmable values are retained. The Sine and Cosine output ports will be driven to zeros until enough clock cycles have passed to fill the core's internal pipeline, which can be determined by the Latency value.
- **Clock Enable:** The Core can have an optional clock enable port.




Figure 33: DDS Parameterization Screen - Field 2




Figure 34: DDS Parameterization Screen - Field 3

Noise Shaping: The radio buttons in this frame control whether a phase truncation, dithered DDS, or Taylor series corrected DDS implementation are generated. When *Auto* is selected, the noise-shaping type will be automatically determined, based on other core parameters including *SFDR*. When *None* is selected, a phase truncation DDS is produced. When *Phase Error Filtering* is selected, a dithered DDS implementation is generated. When *Taylor Series Corrected* is selected, a Taylor series corrected DDS implementation is generated. Taylor series corrected implementations are supported for only Virtex-II, Virtex-II Pro, Spartan-IIe, and Spartan-3 FPGAs. The *Taylor Series Corrected* button will be disabled when other architectures are selected. When *Taylor Series Corrected* is selected, the accumulator width will be fixed to 32 bits;

the phase angle width will be fixed to 12 bits; the memory type will be fixed to block ROM; outputs required will be fixed to sine and cosine; negative sine will be fixed to true; negative cosine will be fixed to false; pipelining will be fixed to true, and the output width will be fixed to 20 bits.

- Memory Type:** This field controls the location of the DDS trigonometric lookup table. When *Distributed ROM* is selected, the table is placed in distributed memory. If *Block ROM* is selected, the table will be implemented using block memory. If *Auto* is selected, the actual memory type will be automatically determined, based on other core parameters, including *SFDR*.
- Handshaking Options:** Optional handshaking ports—*RDY* and *RFD*—can be included on the Core. The *RFD* output signal is simply tied to VCC and is an optional port that can be included for compatibility with other Xilinx LogiCORE products that employ this style of dataflow interface. As shown in Figure 34, the *RDY* output signal identifies when valid sine/cosine samples appear on these ports after the Core is started from rest — either after system power-on or a reset (synchronous or asynchronous). Any type of core reset will cause *RDY* to be removed (*RDY*=0). When the *Channels* parameter is set to a value of two or more and the *Channel Pin* parameter is selected, an additional output will be generated to indicate which channel the current output samples belong to.
- Pipelined:** When *Pipelined* is selected, the core will be generated with pipelining registers inserted throughout the datapath. The insertion of pipeline registers enables the core to run at higher clock rates by shortening the delays between register stages. Pipelining increases the latency of the core, which is reported by the *Latency* value on the summary page of the GUI (Figure 35). If *Pipelined* is not selected, the latency of the core will be zero when a distributed memory implementation has been selected and the latency will be one when a block memory implementation has been selected.




Figure 35: DDS Parameterization Screen - Field 4

Phase Accumulator: Phase accumulator precision. This field defines the precision of the *PACC* register (see Figure 16). The location of the register in the phase accumulator is controlled by the latency selection options. When the *one-cycle* latency option is selected, the phase accumulator will be as shown in Figure 36(a). When the *zero-cycle* option is selected, the arrangement in Figure 36(b) is employed.

Output: This checkbox controls whether a relationally placed MACRO (RPM) or a module with no placement information is generated. When checked, an RPM is produced.




Figure 36: Register Options for the Phase Accumulator--PACC




Figure 37: DDS Parameterization Screen - Field 5

Table 3: Virtex Core Resource Utilization for Various Table Sizes (Distributed ROM Implementation: 32-bit Data Width; 32-bit Phase Accumulator Width)

Phase Angle Width	Output Width	Single Output	Sine and Cosine
6*	8	32	49
	12	40	65
	16	48	81
	32	80	145
8	8	43	71
	12	53	91
	16	63	111
	32	103	191
10	8	95	175
	12	133	251
	16	171	327
	32	323	631

* Fullwave gets stored.

Note: Slice count is an approximation.

4: Virtex-II Core Resource Utilization for Various Table Sizes (Distributed ROM Implementation: 32-bit Data Width; 32-bit Phase Accumulator Width)

Phase Angle Width	Output Width	Single Output	Sine and Cosine
6*	8	32	49
	12	40	65
	16	48	81
	32	80	145
8*	8	80	145
	12	112	209
	16	144	273
	32	272	529
10	8	89	162
	12	123	230
	16	157	296
	32	292	568

*16 bits gets stored.
 *Resource count is an approximation.

5: Virtex Core Resource Utilization for Various Table Sizes (Block ROM Implementation: 32-bit Data Width; 32-bit Phase Accumulator Width)

Phase Angle Width	Output Width	Single Output		Sine and Cosine	
		No. of Slices	No. of Block ROMs	No. of Slices	No. of Block ROMs
6*	8	16	1*	17	1*
	12	16	1*	17	1*
	16	16	1*	17	1*
	32	16	1*	62	2
8*	8	16	1*	17	1*
	12	16	1*	17	1*
	16	16	1*	17	1*
	32	42	1	68	2
10	8	33	1	50	1
	12	35	1	54	1
	16	37	1	58	1
	32	45	2	74	2
12	8	37	4	59	4
	12	39	6	63	6
	16	41	8	67	8
	32	48	16	81	16

Table 3: Virtex Core Resource Utilization for Various Table Sizes (Block ROM Implementation: 32-bit Data Width; Phase Accumulator Width) (Continued)

Phase Accumulator Width	Output Width	Single Output		Sine and Cosine	
		No. of Slices	No. of Block ROMs	No. of Slices	No. of Block ROMs
6	8	69	28	120	28
	12	87	44	156	44
	16	105	60	192	60
	32	239	124	461	124

Table 4: Virtex-II Core Resource Utilization for Various Table Sizes (Block ROM Implementation: 32-bit Data Width; Phase Accumulator Width)

Phase Angle	Output Width	Single Output		Sine and Cosine	
		No. of Slices	No. of Block ROMs	No. of Slices	No. of Block ROMs
6	8	16	1*	17	1*
	12	16	1*	17	1*
	16	16	1*	17	1*
	32	16	1*	17	1*
8	8	16	1*	17	1*
	12	16	1*	17	1*
	16	16	1*	17	1*
	32	16	1*	17	1*
10	8	16	1*	17	1*
	12	16	1*	17	1*
	16	16	1*	17	1*
	32	45	1	74	1
13	8	36	1	57	1
	12	38	2	61	2
	16	40	2	65	2
	32	49	4	83	4
16	8	39	7	62	7
	12	63	10	110	10
	16	65	14	114	14
	32	122	28	226	28

bits gets stored.

Note: Slice count is an approximation.

Additional logic required for the phase dithered DDS is 55 slices. The total slice count can be calculated by adding 55 to the slice count data shown in Table 3, Table 4, Table 5, and Table 6.

Resource utilization for the Taylor series corrected DDS is as follows: 315 slices; one 18Kb block RAM, and two 18x18s embedded multipliers.

File Parameters

Parameters supplied via the filter GUI are captured and logged to the .xco file. The full name of this file is simply the component Name with an .xco file extension. Table 7 defines the .xco file parameter names and range specifications. Table 8 is an example .xco file.

Table 7: XCO File Parameter Names, Definitions, and Range Specifications

Parameter Name	Definition	Range
busFormat	Controls the notation employed for identifying buses in the output edif netlist file	{BusFormatAngleBracket BusFormatParen}
simulationOutputProducts	Core HDL simulation selection — either VHDL or Verilog	{VHDL VERILOG}
viewlogicLibraryAlias	Pathname to Viewlogic directory	Valid path name for the user's operating system
targetFamily	The FPGA target device family	{Virtex Virtexe Virtex2 Virtex2p Spartan2 Spartan2e Spartan3}
simulationFlow	HDL flow specifier	{VHDL VERILOG}
simulationVendor	Design flow vendor information	{Other Synplicity Exemplar Synopsis Foundation}
channels	The number of independent channels the generated core will support	[1,...,16]
createRpm	When <i>create_rpm=true</i> a Core with embedded physical placement information is generated. If <i>create_rpm=false</i> the Core is generated without placement data.	{true false}
pipelined	This parameter controls the degree of pipelining employed in the sine/cosine lookup table. When set to <i>true</i> the table is fully pipelined. When set to <i>false</i> the minimum (zero for the case of a distributed ROM) number of pipeline registers are used.	{true false}
noiseShaping	When <i>noise_shaping=Taylor_Series_Corrected</i> , a Taylor series corrected DDS is generated. When <i>noise_shaping=Phase_Dithering</i> , a dithered DDS is generated. When <i>noise_shaping=None</i> , a phase truncation DDS is generated. When <i>noise_shaping=Auto</i> , the noise shaping type will be determined by the core.	{Taylor_Series_Corrected Phase_Dithering None Auto}
clockEnable	Clock enable. When <i>ce_enable=true</i> a clock enable port is included on the component. When <i>clock_enable=false</i> the clock enable port suppressed.	{true false}
outputSpectralPurity	A quantity that describes the spectral purity of the output waveforms	[18,...,115]

Table 1: XCO File Parameter Names, Definitions, and Range Specifications (Continued)

Parameter Name	Definition	Range
accumulator_latency	The user may control the position of the register in the phase accumulator. When <i>accumulator_register=ONE_CYCLE</i> the register location shown in Figure 38 (a) is employed. When <i>accumulator_register=ZERO_CYCLE</i> , the register location shown in Figure 38 (b) is employed.	{ONE_CYCLE ZERO_CYCLE}
clear_pin	Synchronous clear. When <i>sclr_pin=true</i> , a synchronous reset port is included on the component. When <i>sclr_pin=false</i> , the synchronous reset port is suppressed.	{true false}
rdy_pin	When <i>rdy_pin=true</i> , the DDS Core includes a <i>RDY</i> output signal. If <i>rdy_pin=false</i> , the <i>RDY</i> port is suppressed.	{true false}
memory_type	The sine/cosine samples can be stored in distributed or block memory. When <i>memory_type=Block_ROM</i> , the samples are stored in Block memory. When <i>memory_type=Distributed_ROM</i> , distributed memory is used. When <i>memory_type=Auto</i> , the memory type will be determined by the core.	{Block_ROM Distributed_ROM Auto}
phase_increment	The phase increment value, that is the delta phase increment supplied to the phase accumulator, may be sourced (by the <i>PACC</i>) from either a memory (<i>phase_increment=Programmable</i>) or a constant (<i>phase_increment=Fixed</i>).	{Programmable Fixed}
channel_pin	If <i>channels</i> is greater than one, a <i>CHANNEL</i> port can optionally be added.	{true false}
clock_rate	Frequency of the DDS clock signal	{0,...,300}
aclr_pin	Asynchronous clear. When <i>aclr_pin=true</i> , an asynchronous reset port is included on the component. When <i>aclr_pin=false</i> , the asynchronous reset port is suppressed.	{true false}
component_name	Textbox that defines the DDS component name	Any valid file name for the user's operating system consisting of the letters a...z, 0...9 and '_'. The component name may be a maximum of 32 characters.
negative_sine	Applicable only if a sine port has been specified for the particular core instance. When <i>negative_sine=false</i> , the signal presented at the <i>sine</i> port is $\sin \theta(n)$. When <i>negative_sine=true</i> , the signal presented at the sine port is $-\sin \theta(n)$.	{true false}

7: XCO File Parameter Names, Definitions, and Range Specifications (Continued)

Parameter Name	Definition	Range
<code>output_functions_required</code>	The DDS may be customized to provide a sine-only output (<i>function=Sine</i>), cosine-only output (<i>function=Cosine</i>) or both sine and cosine (quadrature) outputs (<i>function=Sine_and_Cosine</i>).	{Sine Cosine Sine_and_Cosine}
<code>output_frequencies</code>	A comma-delimited set of frequency values. The number of values is determined by the <i>channels</i> value. Frequency values are decimals.	
<code>negative_cosine</code>	Applicable only if a cosine port has been specified for the particular core instance. When <i>negative_cosine=false</i> , the signal presented at the <i>cosine</i> port is $\cos \theta(n)$. When <i>negative_cosine=true</i> , the signal presented at the cosine port is $-\cos \theta(n)$.	{true false}
<code>rfd_output</code>	When <i>rfd_pin=true</i> , the DDS core includes a <i>RFD</i> output signal. If <i>rfd_pin=false</i> , the <i>RFD</i> port is suppressed.	{true false}
<code>phase_offset_angles</code>	A comma-delimited set of phase offset angle factors. The number of values is determined by the <i>channels</i> value. Phase offset values are decimals from -1.0 to 1.0.	
<code>phase_resolution</code>	A decimal value which determines the granularity of the <i>output_frequencies</i>	
<code>phase_offset</code>	As shown in Figure 16, an optional phase offset can be introduced at the output of the phase accumulator. When <i>phase_offset=Programmable</i> , this value is supplied by a memory. When <i>phase_offset=Fixed</i> , the phase offset is a constant that is supplied by the <i>phase_offset_angles</i> field when the core is elaborated. If <i>phase_offset=None</i> , no phase offset is included in the datapath.	{Programmable Fixed None}

```

# Xilinx CORE Generator 5.1.02i; Cores Update # 1
# Username = nyquist
# COREGenPath = c:\xilinx\coregen
# ProjectPath=C:\xilinx_projects\DSPGroup\ip_portfolio\dds\core
# ExpandedProjectPath = C:\xilinx_projects\DSPGroup\ip_portfolio\dds\core
# Core name: xco_example
SET BusFormat = BusFormatParen
SET SimulationOutputProducts = VHDL
SET ViewLogicLibraryAlias = ""
SET XilinxFamily = Virtex2
SET DesignFlow = VHDL
SET FlowVendor = Synplicity
SELECT Direct_Digital_Synthesizer Virtex2 Xilinx,_Inc. 4.2
CSET channels = 1
CSET create_rpm = true
CSET pipelined = true
CSET noise_shaping = Taylor_Series_Corrected
CSET clock_enable = true
CSET spurious_free_dynamic_range = 104
CSET accumulator_latency = One_Cycle
CSET sclr_pin = false
CSET rdy_pin = true
CSET memory_type = Block_ROM
CSET phase_increment = Programmable
CSET channel_pin = false
CSET dds_clock_rate = 100.0
CSET aclr_pin = false
CSET component_name = xco_example
CSET negative_sine = true
CSET outputs_required = Sine_and_Cosine
CSET output_frequencies = 33.333
CSET negative_cosine = false
CSET rfd_pin = false
CSET phase_offset_angles = 0.0
CSET frequency_resolution = 0.4
CSET phase_offset = None
GENERATE

```

Figure 38: Example DDS XCO File

Design Example 1

Design a DDS that is to satisfy the following requirements

frequency resolution $\Delta f = 0.25$ Hz
 minimum spur suppression $S = 96$ dB
 $f_{clk} = 120$ MHz

Quarature output: $s(n) = e^{-j(\Theta(n)+\phi)} \cos(\Theta(n)+\phi) - \sin(\Theta(n)+\phi)$
 where the phase offset $\phi = +\pi/4$ radians

The GUI accepts system-level parameters instead of low-level parameters such as the width of the phase accumulator, the width of the phase angle, etc. Because of this all of the requirements above can be entered into the GUI directly without having to calculate low-level core details. To illustrate, Design Example 1 will show some calculations that the GUI performs automatically.

Design Example 1 defines the DDS frequency resolution according to Equation (15)

$$\Delta f = \frac{f_{clk}}{2^{B_{\Theta(n)}}} \quad (15)$$

Therefore, the bit-precision for the PACC register is

$$\begin{aligned}
 B_{\Theta(n)} &= \log_2 \left[\frac{f_{clk}}{\Delta f} \right] \\
 &= \left\lceil \log_2 \frac{120 \times 10^6}{0.25} \right\rceil \\
 &= \lceil 28.838459 \rceil \\
 &= 29 \text{ bits}
 \end{aligned} \quad (16)$$

The spur suppression requirement is the dominant consideration when selecting the depth of the sine/cosine lookup table. Of course, the table samples must be specified with an appropriate precision to support this value. As noted in an earlier section of this document, each sine/cosine table address bit contributes approximately 6 dB of spur suppression. To meet the -96 dB spur level, the number of address bits required is

$$\begin{aligned}
 B_{\Theta(n)} &= \left\lceil \frac{96}{6} \right\rceil \\
 &= \lceil 16 \rceil \\
 &= 16 \text{ bits}
 \end{aligned} \quad (17)$$

table depth N is

$$N = 2^{B_{\theta(n)}} = 2^{16} = 65536 \text{ samples} \quad (18)$$

phase offset value $POFF$ is determined as

$$\begin{aligned} POFF &= 2^{B_{\theta}} \cdot \frac{\phi}{2\pi} \\ &= \left\lceil 2^{29} \cdot \frac{\pi/4}{2\pi} \right\rceil \\ &= 67108864_{10} \end{aligned} \quad (19)$$

To generate a 10.2 MHz output signal the phase increment

$$\begin{aligned} \Delta\theta &= \frac{f_{out} 2^{B_{\theta(n)}}}{f_{clk}} \\ &= \frac{10.2 \times 10^6 \times 2^{29}}{120 \times 10^6} \\ &= \lceil 45634027.52 \rceil \\ &= 45634028 \end{aligned} \quad (20)$$

If $PINC$ is configured to be programmable then the output frequency can be adjusted while the DDS is running. In order for the DDS to be tuned to 8.2 MHz the new $PINC$ can be calculated to be

$$\begin{aligned} \Delta\theta &= \frac{f_{out} 2^{B_{\theta(n)}}}{f_{clk}} \\ &= \frac{8.2 \times 10^6 \times 2^{29}}{120 \times 10^6} \\ &= \lceil 36686178.98 \rceil \\ &= 36686178 \end{aligned} \quad (21)$$

To load this new value to the $PINC$ memory it must be presented on the $DATA$ port along with an active WE and a valid address on the A port. The $DATA$ port will be the same width as the $PACC$ which was calculated in (20). The width of the $DATA$ port is also reported on the GUI of the GUI. The $PINC$ value represented in 29-bit binary value is 00100010111111001001011000.

Figure 39 is a spectral plot of the 10.2 MHz output signal. Note that the highest spur meets the 96 dB spur suppression requirement.




Figure 39: Phase truncation DDS example 1. 10.2 MHz output tone. The highest spur is below the required 96 dB suppression value. The table depth is 65536 samples.

In this example, the phase truncation DDS requires 16 of the 18Kb block RAMs for the lookup table storage. If a phase dithered DDS is used the table depth can be reduced to 16384 samples which reduces the memory requirement to 4 block RAMs. The output power spectrum for the preferred dithered DDS design is shown in Figure 40. Note that the minimum spur suppression has been achieved and the line structure of the spectrum shown in Figure 39 is no longer present.




Figure 40: Dithered DDS design for example 1. 10.2 MHz output tone.

Using the dithered DDS, the highest spur, at -99.4038 dB, is well below the required 96 dB suppression value. If Virtex-II, Virtex-II Pro, Spartan-IIe, or Spartan-3 FPGAs are being used and two embedded multipliers are available the Taylor series corrected DDS can be used. While this architecture produces spurs at about -115 dB, which is much cleaner than the required -96 dB, the table depth is reduced to 4096 samples which fits in a single 18Kb block RAM. The output

spectrum for the Taylor series corrected DDS is in




Figure 41: Taylor series corrected DDS design for example 1, 1. 10.2MHz output tone.

the same requirements as before this example can be extended to use a multi-channel DDS. In doing so some calculations change slightly. Assuming a four channel DDS frequency resolution is defined by

$$\Delta f = \frac{f_{clk}}{2^{B_{\theta(n)}} \cdot channels} \quad (22)$$

Therefore, the bit-precision for the PACC register is

$$\begin{aligned} B_{\theta(n)} &= \log_2 \left[\frac{f_{clk}}{\Delta f \cdot channels} \right] \quad (23) \\ &= \left\lceil \log_2 \left[\frac{120 \times 10^6}{0.25} \right] \right\rceil \\ &= 27 \text{ bits} \end{aligned}$$

Assuming that the four tones to be generated are 8.2 MHz, 10.2 MHz, 12.2 MHz, and 14.2 MHz, the phase increment

$$\begin{aligned} \Delta \theta &= \frac{f_{out} 2^{B_{\theta(n)}}}{f_{clk}} \quad (24) \\ &= \frac{f_{out} \times 2^{12}}{\frac{120 \times 10^6}{4}} \end{aligned}$$

$$\begin{aligned} \Delta \theta_0 &= 1120 \\ \Delta \theta_1 &= 1393 \\ \Delta \theta_2 &= 1666 \\ \Delta \theta_3 &= 1939 \end{aligned}$$

These four PINC values represented as 27-bit binary values are

$$\begin{aligned} \Delta \theta_0 &= 0000000000000000000010001100000_2 \\ \Delta \theta_1 &= 0000000000000000000010101110001_2 \quad (25) \\ \Delta \theta_2 &= 0000000000000000000011010000010_2 \\ \Delta \theta_3 &= 0000000000000000000011110010011_2 \end{aligned}$$

Figure 42 shows the power spectrum for the four-channel DDS implemented as a Taylor series corrected DDS.




Figure 42: Power spectrum for the four-channel DDS implemented as a Taylor series corrected DDS.

Design Example 2

Design a DDS that is to satisfy the following requirements

- frequency resolution $\Delta f = 0.3$ Hz
- minimum spur suppression $S = 82$ dB
- $f_{clk} = 80$ MHz

Quadrature output: $s(n) = e^{-j(\Theta(n)+\phi)} \cos(\Theta(n)+\phi) - \sin(\Theta(n)+\phi)$
 where the phase offset $\phi = -50$ degrees

The GUI has been redesigned allowing the user to enter system-level parameters instead of low-level parameters such as the width of the phase accumulator. Because all of the requirements above can be entered into the GUI directly without having to calculate low-level core parameters. As an exercise this example will show some calculations that the core does automatically.

The word width of the phase accumulator (PACC in Figure 42), defines the DDS frequency resolution according to Equation (26),

$$\Delta f = \frac{f_{clk}}{2^{B_{\Theta(n)}}} \quad (26)$$

Therefore, the bit-precision for the PACC register is

$$B_{\Theta(n)} = \left\lceil \log_2 \left[\frac{f_{clk}}{\Delta f} \right] \right\rceil = \left\lceil \log_2 \left[\frac{80 \cdot 10^6}{0.3} \right] \right\rceil = \lceil 27.99046 \rceil = 28 \text{ bits} \quad (27)$$

The minimum spur suppression requirement is the dominant consideration when selecting the depth of the sine/cosine look-up table. Of course, the table samples must be specified with appropriate precision to support this value. As noted in the previous section of this document, each sine/cosine table sample bit contributes approximately 6 dB of spur suppression. To meet the -82 dB spur level, the number of address bits required is

$$B_{\Theta(n)} = \left\lceil \frac{82}{6} \right\rceil = \lceil 13.666 \rceil = 14 \text{ bits} \quad (28)$$

The table depth N is

$$N = 2^{B_{\Theta(n)}} = 2^{14} = 16384 \text{ samples} \quad (29)$$

In this example, the required phase offset has been specified as a negative value. The phase offset value -50 degrees is the same as +310 degrees.

The phase offset value $POFF$ is determined as

$$POFF = N \cdot \frac{\phi}{360} = \left\lceil 16384 \cdot \frac{310}{360} \right\rceil = 14336_{10} \quad (30)$$

To generate an 8.4 MHz output signal, the phase increment would be

$$\Delta\theta = \frac{f_{out} 2^{B_{\Theta(n)}}}{f_{clk}} = \frac{8.4 \times 10^6 \times 2^{28}}{80 \times 10^6} = \lceil 1720.32 \rceil = 1720 \quad (31)$$

If the DDS is configured such that the output frequency is programmable then the value of 1720 must be presented on the $DATA$ port for writing to the $PINC$ memory. The $DATA$ port will assume the same width as the $PACC$ which was calculated to be 28 bits. The $PINC$ value represented as a 28-bit binary value is $\Delta\theta = 000110101110000101000111011_2$.

Figure 43 is a spectral plot of the 8.4 MHz output signal. Observe that the highest spur meets the 82 dB spur suppression requirement.




Figure 43: Phase truncation DDS example 2. 8.4 MHz output tone. The highest spur is below the required 82 dB suppression value.


The output power spectrum for the preferred dithered DDS design is shown in Figure 44. In this case a 4096-deep table has been employed. Note that the minimum spur suppression has been achieved and the line structure of the spectrum shown in Figure 43 is no longer present. Since the desired spur suppression has been achieved while only consuming a single 18Kb block RAM the phase dithered DDS is the best area efficient solution, since moving to the Taylor series corrected architecture would require more resources.

Ordering Information

This core may be downloaded from the Xilinx [IP Center](#) for use with the Xilinx CORE Generator system v7.1i and later. The CORE Generator system is bundled with the ISE Foundation software at no additional charge.

To order Xilinx software, please visit the Xilinx [Silicon Xpresso Cafe](#) or contact your local Xilinx [sales representative](#).

Information on additional Xilinx LogiCORE modules is available on the Xilinx [IP Center](#).



44: Dithered DDS Design for Example 2. 8.4
output tone. Using the dithered DDS the highest
spur, at 88 dB, is below the required 82 dB
emission value. The design uses a table that is one
quarter the depth of the phase truncation
implementation.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
5/03	1.0	Initial revision history.
1/04	2.0	Updated document to support Xilinx software v6.2i and Virtex-4 FPGA.
3/05	2.1	Updated support for Spartan-3E and Xilinx ISE software v7.1i.

DAC0808

8-Bit D/A Converter

General Description


The DAC0808 is an 8-bit monolithic digital-to-analog converter (DAC) featuring a full scale output current settling time of 150 ns while dissipating only 33 mW with $\pm 5V$ supplies. No reference current (I_{REF}) trimming is required for most applications since the full scale output current is typically ± 1 LSB of $255 I_{REF}/256$. Relative accuracies of better than $\pm 0.19\%$ assure 8-bit monotonicity and linearity while zero level output current of less than $4 \mu A$ provides 8-bit zero accuracy for $I_{REF} \geq 2$ mA. The power supply currents of the DAC0808 is independent of bit codes, and exhibits essentially constant device characteristics over the entire supply voltage range.

The DAC0808 will interface directly with popular TTL, DTL or CMOS logic levels, and is a direct replacement for the MC1508/MC1408. For higher speed applications, see DAC0800 data sheet.


Features

- ▣ Relative accuracy: $\pm 0.19\%$ error maximum
- ▣ Full scale current match: ± 1 LSB typ
- ▣ Fast settling time: 150 ns typ
- ▣ Noninverting digital inputs are TTL and CMOS compatible
- ▣ High speed multiplying input slew rate: 8 mA/ μs
- ▣ Power supply voltage range: $\pm 4.5V$ to $\pm 18V$
- ▣ Low power consumption: 33 mW @ $\pm 5V$

Block and Connection Diagrams




Dual-In-Line Package



Top View
Order Number DAC0808
See NS Package M16A or N16A

Block and Connection Diagrams (Continued)

Small-Outline Package



Ordering Information

ACCURACY	OPERATING TEMPERATURE RANGE	N PACKAGE (N16A) (Note 1)		SO PACKAGE (M16A)
		DAC0808LCN	MC1408P8	DAC0808LCM
8-bit	$0^{\circ}\text{C} \leq T_A \leq +75^{\circ}\text{C}$			

Note 1: Devices may be ordered by using either order number.

Absolute Maximum Ratings (Note 2)

Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	+18 V _{DC}
	-18 V _{DC}
Input Voltage, V ₅ -V ₁₂	-10 V _{DC} to +18 V _{DC}
Output Voltage, V _O	-11 V _{DC} to +18 V _{DC}
Source Current, I ₁₄	5 mA
Reference Amplifier Inputs, V ₁₄ , V ₁₅	V _{CC} , V _{EE}
Power Dissipation (Note 4)	1000 mW
ESD Susceptibility (Note 5)	TBD

Storage Temperature Range	-65°C to +150°C
Lead Temp. (Soldering, 10 seconds)	
Dual-In-Line Package (Plastic)	260°C
Dual-In-Line Package (Ceramic)	300°C
Surface Mount Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

Operating Ratings

Temperature Range	T _{MIN} ≤ T _A ≤ T _{MAX}
DAC0808	0 ≤ T _A ≤ +75°C

Electrical Characteristics

V₅, V_{EE} = -15 V_{DC}, V_{REF}/R₁₄ = 2 mA, and all digital inputs at high logic level unless otherwise noted.)

Parameter	Conditions	Min	Typ	Max	Units
Relative Accuracy (Error Relative to Full Scale I _O)	(Figure 4)				%
DAC0808LC (LM1408-8)				±0.19	%
Settling Time to Within ½ LSB (Includes t _{PLH})	T _A = 25°C (Note 7), (Figure 5)		150		ns
Propagation Delay Time	T _A = 25°C, (Figure 5)		30	100	ns
Output Full Scale Current Drift			±20		ppm/°C
Digital Input Logic Levels	(Figure 3)				V _{DC}
High Level, Logic "1"		2			V _{DC}
Low Level, Logic "0"				0.8	V _{DC}
Digital Input Current	(Figure 3)				mA
High Level	V _{IH} = 5V		0	0.040	mA
Low Level	V _{IL} = 0.8V		-0.003	-0.8	mA
Reference Input Bias Current	(Figure 3)		-1	-3	µA
Output Current Range	(Figure 3)				mA
	V _{EE} = -5V	0	2.0	2.1	mA
	V _{EE} = -15V, T _A = 25°C	0	2.0	4.2	mA
Output Current	V _{REF} = 2.000V, R ₁₄ = 1000Ω, (Figure 3)	1.9	1.99	2.1	mA
Output Current, All Bits Low	(Figure 3)		0	4	µA
Output Voltage Compliance (Note 3)	E _r ≤ 0.19%, T _A = 25°C				V _{DC}
V _{EE} = -5V, I _{REF} = 1 mA				-0.55, +0.4	V _{DC}
V _{EE} Below -10V				-5.0, +0.4	V _{DC}
Reference Current Slew Rate	(Figure 6)	4	8		mA/µs
Output Current Power Supply Sensitivity	-5V ≤ V _{EE} ≤ -16.5V		0.05	2.7	µA/V
Power Supply Current (All Bits Low)	(Figure 3)				mA
			2.3	22	mA
			-4.3	-13	mA
Power Supply Voltage Range	T _A = 25°C, (Figure 3)				V _{DC}
		4.5	5.0	5.5	V _{DC}
		-4.5	-15	-16.5	V _{DC}
Power Dissipation					

Electrical Characteristics (Continued)

($V_{CC} = 5V$, $V_{EE} = -15V$, $V_{REF}/R14 = 2\text{ mA}$, and all digital inputs at high logic level unless otherwise noted.)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
	All Bits Low	$V_{CC} = 5V$, $V_{EE} = -5V$		33	170	mW
		$V_{CC} = 5V$, $V_{EE} = -15V$		106	305	mW
	All Bits High	$V_{CC} = 15V$, $V_{EE} = -5V$		90		mW
		$V_{CC} = 15V$, $V_{EE} = -15V$		160		mW

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 3: Range control is not required.

Note 4: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation at any temperature is $P_D = (T_{JMAX} - T_A)/\theta_{JA}$ and the number given in the Absolute Maximum Ratings, whichever is lower. For this device, $T_{JMAX} = 125^\circ\text{C}$, and the typical junction-to-ambient thermal resistance of the dual-in-line J package when the board mounted is 100°C/W . For the dual-in-line N package, this number increases to 175°C/W and for the small outline M package this number is 100°C/W .


Note 5: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Note 6: All current switches are tested to guarantee at least 50% of rated current.

Note 7: All bits switched.

Note 8: Pin-out numbers for the DAL080X represent the dual-in-line package. The small outline package pinout differs from the dual-in-line package.

Typical Application




$$V_O = 10V \left(\frac{A1}{2} + \frac{A2}{4} + \dots + \frac{A8}{256} \right)$$

DS005687-23

FIGURE 1. +10V Output Digital to Analog Converter (Note 8)


Typical Performance Characteristics $V_{CC} = 5V$, $V_{EE} = -15V$, $T_A = 25^\circ\text{C}$, unless otherwise noted

Logic Input Current vs Input Voltage




DS005687-14

Bit Transfer Characteristics



DS005687-15


Logic Threshold Voltage vs Temperature




DS005687-16

Typical Performance Characteristics $V_{CC} = 5V$, $V_{EE} = -15V$, $T_A = 25^\circ C$, unless otherwise
(Continued)


Output Current vs Output Voltage Compliance




Output Voltage Compliance vs Temperature




Typical Power Supply Current vs Temperature




Typical Power Supply Current vs V_EE



Typical Power Supply Current vs V_CC



Reference Input Frequency Response



otherwise specified: $R_{14} = R_{15} = 1\text{ k}\Omega$, $C = 15\text{ pF}$, pin 16 to V_{EE} , $R_L = 50\Omega$, pin 4 to ground.

A: Large Signal Bandwidth Method of Figure 7, $V_{REF} = 2\text{ V}_{p-p}$ offset 1V above ground.

B: Small Signal Bandwidth Method of Figure 7, $R_L = 250\Omega$, $V_{REF} = 50\text{ mV}_{p-p}$ offset 200 mV above ground.

C: Large and Small Signal Bandwidth Method of Figure 9 (no op amp, $R_L = 50\Omega$), $R_S = 50\Omega$, $V_{REF} = 2V$, $V_S = 100\text{ mV}_{p-p}$ and at 0V.





FIGURE 2. Equivalent Circuit of the DAC0808 Series (Note 8)



DS005687-6

\$I_1\$ apply to inputs A1-A8.


Resistor tied to pin 15 is to temperature compensate the bias current and may not be necessary for all applications.

$$= K \left(\frac{A_1}{2} + \frac{A_2}{4} + \frac{A_3}{8} + \frac{A_4}{16} + \frac{A_5}{32} + \frac{A_6}{64} + \frac{A_7}{128} + \frac{A_8}{256} \right)$$

$$\text{where } K \approx \frac{V_{REF}}{R_{14}}$$

\$= "1"\$ if \$A_N\$ is at high level
 \$= "0"\$ if \$A_N\$ is at low level

FIGURE 3. Notation Definitions Test Circuit (Note 8)



DS005687-7

FIGURE 4. Relative Accuracy Test Circuit (Note 8)

Test Circuits (Continued)




FIGURE 5. Transient Response and Settling Time (Note 8)

DS005687-8




FIGURE 6. Reference Current Slew Rate Measurement (Note 8)

DS005687-9






FIGURE 7. Positive V_{REF} (Note 8)

DS005687-10



DS005687-11

FIGURE 8. Negative V_{REF} (Note 8)



DS005687-12

FIGURE 9. Programmable Gain Amplifier or Digital Attenuator Circuit (Note 8)

Application Hints

REFERENCE AMPLIFIER DRIVE AND COMPENSATION

A reference amplifier provides a voltage at pin 14 for setting the reference voltage to a current, and a feedback circuit or current mirror for feeding the ladder. The reference amplifier input current, I_{14} , must always flow into pin 14, regardless of the set-up method or reference voltage polarity.

Connections for a positive voltage are shown in Figure 7. A reference voltage source supplies the full current I_{14} .

For bipolar reference signals, as in the multiplying mode, R15 can be tied to a negative voltage corresponding to the minimum input level. It is possible to eliminate R15 with only a small sacrifice in accuracy and temperature drift.

The compensation capacitor value must be increased with increases in R14 to maintain proper phase margin; for R14 values of 1, 2.5 and 5 kΩ, minimum capacitor values are 15, 37 and 75 pF. The capacitor may be tied to either V_{EE} or ground, but using V_{EE} increases negative supply rejection.

A negative reference voltage may be used if R14 is grounded and the reference voltage is applied to R15 as shown in Figure 8. A high input impedance is the main

Application Hints (Continued)

advantage of this method. Compensation involves a capacitor to V_{EE} on pin 16, using the values of the previous paragraph. The negative reference voltage must be at least 4V above the V_{EE} supply. Bipolar input signals may be handled by connecting R14 to a positive reference voltage equal to the peak positive input level at pin 15.

When a DC reference voltage is used, capacitive bypass to ground is recommended. The 5V logic supply is not recommended as a reference voltage. If a well regulated 5V supply which drives logic is to be used as the reference, R14 should be decoupled by connecting it to 5V through another resistor and bypassing the junction of the 2 resistors with 0.1 μ F to ground. For reference voltages greater than 5V, a clamp diode is recommended between pin 14 and ground.

If pin 14 is driven by a high impedance such as a transistor current source, none of the above compensation methods apply and the amplifier must be heavily compensated, decreasing the overall bandwidth.

OUTPUT VOLTAGE RANGE

The voltage on pin 4 is restricted to a range of -0.55 to 0.4V when $V_{EE} = -5V$ due to the current switching methods employed in the DAC0808.

The negative output voltage compliance of the DAC0808 is extended to -5V where the negative supply voltage is more negative than -10V. Using a full-scale current of 1.992 mA and load resistor of 2.5 k Ω between pin 4 and ground will yield a voltage output of 256 levels between 0 and -4.980V. Floating pin 1 does not affect the converter speed or power dissipation. However, the value of the load resistor determines the switching time due to increased voltage swing. Values of R_L up to 500 Ω do not significantly affect performance, but a 2.5 k Ω load increases worst-case settling time to 1.2 μ s (when all bits are switched ON). Refer to the subsequent text section on Settling Time for more details on output loading.

OUTPUT CURRENT RANGE

The output current maximum rating of 4.2 mA may be used only for negative supply voltages more negative than -8V, due to the increased voltage drop across the resistors in the reference current amplifier.

ACCURACY

Absolute accuracy is the measure of each output current level with respect to its intended value, and is dependent upon relative accuracy and full-scale current drift. Relative accuracy is the measure of each output current level as a fraction of the full-scale current. The relative accuracy of the DAC0808 is essentially constant with temperature due to the excellent temperature tracking of the monolithic resistor ladder.

The reference current may drift with temperature, causing a change in the absolute accuracy of output current. However, the DAC0808 has a very low full-scale current drift with temperature.

The DAC0808 series is guaranteed accurate to within $\pm 1/2$ LSB at a full-scale output current of 1.992 mA. This corresponds to a reference amplifier output current drive to the ladder network of 2 mA, with the loss of 1 LSB (8 μ A) which is the ladder remainder shunted to ground. The input current to pin 14 has a guaranteed value of between 1.9 and 2.1 mA, allowing some mismatch in the NPN current source pair. The accuracy test circuit is shown in Figure 4. The 12-bit converter is calibrated for a full-scale output current of 1.992 mA. This is an optional step since the DAC0808 accuracy is essentially the same between 1.5 and 2.5 mA. Then the DAC0808 circuits' full-scale current is trimmed to the same value with R14 so that a zero value appears at the error amplifier output. The counter is activated and the error band may be displayed on an oscilloscope, detected by comparators, or stored in a peak detector.

Two 8-bit D-to-A converters may not be used to construct a 16-bit accuracy D-to-A converter. 16-bit accuracy implies a total error of $\pm 1/2$ of one part in 65,536 or $\pm 0.00076\%$, which is much more accurate than the $\pm 0.019\%$ specification provided by the DAC0808.

MULTIPLYING ACCURACY

The DAC0808 may be used in the multiplying mode with 8-bit accuracy when the reference current is varied over a range of 256:1. If the reference current in the multiplying mode ranges from 16 μ A to 4 mA, the additional error contributions are less than 1.6 μ A. This is well within 8-bit accuracy when referred to full-scale.

A monotonic converter is one which supplies an increase in current for each increment in the binary word. Typically, the DAC0808 is monotonic for all values of reference current above 0.5 mA. The recommended range for operation with a DC reference current is 0.5 to 4 mA.

SETTLING TIME

The worst-case switching condition occurs when all bits are switched ON, which corresponds to a low-to-high transition for all bits. This time is typically 150 ns for settling to within $\pm 1/2$ LSB, for 8-bit accuracy, and 100 ns to $1/2$ LSB for 7 and 6-bit accuracy. The turn OFF is typically under 100 ns. These times apply when $R_L \leq 500\Omega$ and $C_O \leq 25$ pF.

Extra care must be taken in board layout since this is usually the dominant factor in satisfactory test results when measuring settling time. Short leads, 100 μ F supply bypassing for low frequencies, and minimum scope lead length are all mandatory.

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
Americas
Email: support@nsc.com

www.national.com

National Semiconductor Europe
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 89 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group
Tel: 65-2544466
Fax: 65-2504466
Email: ap.support@nsc.com

National Semiconductor Japan Ltd.
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507


Features

- Low Power Consumption
- Adjustable Acquisition and Release Times
- Central Office Quality and Performance
- Power-down and Inhibit Modes (-02 only)
- Expensive 3.58 MHz Time Base
- Single 5 Volt Power Supply
- Dial Tone Suppression


Applications

- Telephone switch equipment
- Remote data entry
- Telex systems
- Personal computers
- Credit card systems

Configuration



Block Diagram



Description

The M-8870 is a full DTMF Receiver that integrates both bandsplit filter and decoder functions into a single 18-pin DIP or SOIC package. Manufactured using CMOS process technology, the M-8870 offers low power consumption (35 mW max) and precise data handling. Its filter section uses switched capacitor technology for both the high and low group filters and for dial tone rejection. Its decoder uses digital counting techniques to detect and decode all 16 DTMF tone pairs into a 4-bit code. External component count is minimized by provision of an on-chip differential input amplifier, clock generator, and latched tri-state interface bus. Minimal external components required include a low-cost 3.579545 MHz color burst crystal, a timing resistor, and a timing capacitor.

The M-8870-02 provides a "power-down" option which, when enabled, drops consumption to less than 0.5 mW. The M-8870-02 can also inhibit the decoding of fourth column digits (see Tone Decoding table on page 5).

Ordering Information

Part #	Description
M-8870-01	18-pin plastic DIP
M-8870-01SM	18-pin plastic SOIC
M-8870-01SMTR	18-pin plastic SOIC, tape and reel
M-8870-02	18-pin plastic DIP, power-down, option
M-8870-02SM	18-pin plastic SOIC, power-down, option
M-8870-02T	18-pin plastic SOIC, power-down option, tape and reel



Absolute Maximum Ratings

Parameter	Symbol	Value
Power supply voltage ($V_{DD} - V_{SS}$)	V_{DD}	6.0 V max
Voltage on any pin	V_{DC}	$V_{SS} - 0.3, V_{DD} + 0.3$
Current on any pin	I_{DD}	10 mA max
Operating temperature	T_A	-40°C to + 85°C
Storage temperature	T_S	-65°C to + 150°C

Absolute Maximum Ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this data sheet is not implied. Exposure of the device to the absolute maximum ratings for an extended period may degrade the device and effect its reliability.

Exceeding these ratings may cause permanent damage. Functional operation under these conditions is not implied.

Characteristics

Parameter	Symbol	Min	Typ	Max	Units	Test Conditions
Operating supply voltage	V_{DD}	4.75	-	5.25	V	-
Operating supply current	I_{DD}	-	3.0	7.0	mA	-
Quiescent supply current (see Note 3)	I_{DDQ}	-	-	100	μ A	$PD = V_{DD}$
Power consumption	P_D	-	15	35	mW	$f = 3.579$ MHz, $V_{DD} = 5.0$ V
Common-mode input voltage	V_{IL}	-	-	1.5	V	-
Differential input voltage	V_{IH}	3.5	-	-	V	-
Input leakage current	I_{IH}/I_{IL}	-	0.1	-	μ A	$V_{IN} = V_{SS}$ or V_{DD} (see Note 2)
Input (source) current on OE	I_{SQ}	-	6.5	15.0	μ A	OE = 0 V
Input impedance, signal inputs 1, 2	R_{IN}	8	10	-	m Ω	@ 1 kHz
Input threshold voltage	V_{TST}	2.2	-	2.5	V	-
Common-mode level output voltage	V_{OL}	-	-	0.03	V	No load
Differential level output voltage	V_{OH}	$V_{DD} - 0.03$	-	-	V	No load
Output low (sink) current	I_{OL}	1.0	2.5	-	mA	$V_{OUT} = 0.4$ V
Output high (source) current	I_{OH}	0.4	0.8	-	mA	$V_{OUT} = V_{DD} - 0.4$ V
Reference voltage V_{REF}	V_{REF}	2.4	-	2.7	V	No load
Output resistance V_{REF}	R_{OR}	-	10	-	k Ω	-

Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

Operating Characteristics - Gain Setting Amplifier

Parameter	Symbol	Min	Typ	Max	Units	Test Conditions
Input leakage current	I_{IN}	-	± 100	-	nA	$V_{SS} < V_{IN} < V_{DD}$
Input resistance	R_{IN}	4	-	-	M Ω	-
Input offset voltage	V_{OS}	-	± 25	-	mV	-
Common-mode supply rejection	PSRR	50	-	-	dB	1 KHz
Differential mode rejection	CMRR	55	-	-	dB	$-3.0V < V_{IN} < 3.0V$
Open-loop voltage gain	A_{VOL}	60	-	-	dB	-
Loop unity gain bandwidth	f_c	1.2	1.5	-	MHz	-
Output voltage swing	V_O	3.5	-	-	V_{P-P}	$RL \approx 100$ k Ω to V_{SS}
Stable capacitive load (GS)	C_L	-	-	100	pF	-
Stable resistive load (GS)	R_L	-	-	50	k Ω	-
Common-mode range	V_{CM}	2.5	-	-	V_{P-P}	No load

Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

Input voltages referenced to V_{SS} unless otherwise noted. For typical values, $V_{DD} = 5.0V$, $V_{SS} = 0V$, $T_A = 25^\circ C$.


Functional Description

M-8870 operating functions (see block diagram on page 1) include a bandsplit filter that separates the high and low tones of the received pair, and a digital counter that verifies both the frequency and duration of the received tones before passing the resulting 4-bit code to the output bus.

The low and high group tones are separated by applying the dual-tone signal to the inputs of two 6th order Chebyshev capacitor bandpass filters with bandwidths that correspond to the bands enclosing the low and high group tones. The filter also incorporates notches at 350 and 440 Hz, providing excellent dial tone rejection. Each filter output is followed by a single-order Chebyshev capacitor section that smooths the signals to prevent signal limiting. Signal limiting is performed by high-impedance comparators provided with hysteresis to prevent activation of unwanted low-level signals and noise. The comparator outputs provide full-rail logic swings at frequencies of the incoming tones.

The M-8870 decoder uses a digital counting technique to determine the frequencies of the limited tones to verify that they correspond to standard DTMF frequencies. A complex averaging algorithm is used to protect against tone simulation by extraneous signals (such as voice) while tolerating small frequency variations. The algorithm ensures an optimum combination of immunity to talkoff and tolerance to interfering signals (third tones) and noise. When the detector recognizes the simultaneous presence of two valid tones (known as signal condition), it raises the Early Steering flag (ESt). Any subsequent loss of signal condition will cause ESt to fall.



Steering Circuit



Steering Circuit

Before a decoded tone pair is registered, the receiver checks for a valid signal duration (referred to as character-recognition-condition). This check is performed by an external RC time constant driven by ES_t. A logic high on ES_t causes V_C (see block diagram on page 1) to rise as the capacitor discharges. Provided that signal condition is maintained (ES_t remains high) for the validation period (t_{GTF}), V_C reaches the threshold (V_{TST}) of the steering logic to register the tone pair, thus latching its corresponding 4-bit code (see DC Characteristics on page 2) into the output latch. At this point, the GT output is activated and drives V_C to V_{DD}. GT continues to drive high as long as ES_t remains high. Finally, after a short delay to allow the output latch to settle, the delayed steering output flag (StD) goes high, signaling that a received tone pair has been registered. The contents of the output latch are made available on the 4-bit output bus by raising the three-state control input (OE) to a logic high. The steering circuit works in reverse to validate the interdigit pause between signals. Thus, as well as rejecting signals too short to be considered valid, the receiver will tolerate signal interruptions (dropouts) too short to be considered a valid pause. This capability, together with the ability to select the steering time constants externally, allows the designer to tailor performance to meet a wide variety of system requirements.

Single-Ended Input Configuration



All resistors are ± 1% tolerance
All capacitors are ± 5% tolerance



Functions

Name	Description
IN+	Non-inverting input
IN-	Inverting input
GS	Gain select. Gives access to output of front-end amplifier for connection of feedback resistor.
V _{REF}	Reference voltage output (nominally VDD/2). May be used to bias the inputs at mid-rail.
INH*	Inhibits detection of tones representing keys A, B, C, and D.
PD*	Power down. Logic high powers down the device and inhibits the oscillator. Internal pulldown.
OSC1	Clock input
OSC2	Clock output
VSS	Negative power supply (normally connected to 0 V).
OE	Tri-statable output enable (input). Logic high enables the outputs Q1 - Q4. Internal pullup.
Q1, Q2, Q3, Q4	Tri-statable data outputs. When enabled by OE, provides the code corresponding to the last valid tone pair received (see Tone Decoding table on page 5).
StD	Delayed steering output. Presents a logic high when a received tone pair has been registered and the output latch is updated. Returns to logic low when the voltage on St/GT falls below VTSt.
Est	Early steering output. Presents a logic high immediately when the digital algorithm detects a recognizable tone pair (signal condition). Any momentary loss of signal condition will cause Est to return to a logic low.
St/GT	Steering input/guard time output (bidirectional). A voltage greater than VTSt detected at St causes the device to register the detected tone pair and update the output latch. A voltage less than VTSt frees the device to accept a new tone pair. The GT output acts to reset the external steering time constant, and its state is a function of Est and the voltage on St. (See Common Crystal Connection on page 5).
VDD	Positive power supply. (Normally connected to +5V.)

only. Connect to VSS for -01 version

Guard Time Adjustment

Independent selection of signal duration and interdigit pause are not required, the simple steering circuit of Basic Steering Circuit is applicable. Component values are chosen according to the formula:

$$t_{REC} = t_{DP} + t_{GTP}$$

$$t_{GTP} @ 0.67 RC$$

where t_{DP} is a parameter of the device and C is the minimum signal duration to be recognized by the receiver. A value for C of 0.1 μF is recommended for most applications, leaving R to be selected by the designer. For example, a suitable value of R for a guard time of 40 ms would be 300 kΩ. A typical circuit using the steering configuration is shown in the Single Input Configuration on page 4. The timing requirements for most telecommunication applications are satisfied with this circuit. Different steering arrangements may be used to select independently the guard times for tone-present (t_{GTP}) and tone-absent (t_{GTA}). It may be necessary to meet system specifications that place both accept and reject limits on both tone duration and interdigit pause.


Guard time adjustment also allows the designer to tailor system parameters such as talkoff and noise immunity. Increasing t_{REC} improves talkoff performance, but it reduces the probability that tones simulated by the receiver will maintain signal condition long enough to be

registered. On the other hand, a relatively short t_{REC} with a long t_{DO} would be appropriate for extremely noisy environments where fast acquisition time and immunity to dropouts would be required. Design information for guard time adjustment is shown in the Guard Time Adjustment below.

Power-down and Inhibit Mode (-02 only)

A logic high applied to pin 6 (PD) will place the device into standby mode to minimize power consumption. It

Figure 5 Guard Time Adjustment



the oscillator and the functioning of the filters. On the M-8870-01 models, this pin is tied to ground (logic low).

bit mode is enabled by a logic high input to pin 5 (IN5). It inhibits the detection of 1633 Hz. The output will remain the same as the previous detected tone (see Pin functions table on page 4). On the M-8870-01 models, this pin is tied to ground (logic low).

Differential Input Configuration

The differential input arrangement of the M-8870 provides a differential input operational amplifier as well as a bias voltage (V_{REF}) to bias the inputs at mid-rail. Provision is made for connection of a feedback resistor to the op-amp output (GS) for gain adjustment.

DTMF Decoding

KEY	FHIGH	Key (ref.)	OE	Q4	Q3	Q2	Q1
	1209	1	H	0	0	0	1
	1336	2	H	0	0	1	0
	1477	3	H	0	0	1	1
	1209	4	H	0	1	0	0
	1336	5	H	0	1	0	1
	1477	6	H	0	1	1	0
	1209	7	H	0	1	1	1
	1336	8	H	1	0	0	0
	1477	9	H	1	0	0	1
	1336	0	H	1	0	1	0
	1209	S	H	1	0	1	1
	1477	#	H	1	1	0	0
	1633	A	H	1	1	0	1
	1633	B	H	1	1	1	0
	1633	C	H	1	1	1	1
	1633	D	H	0	0	0	0
	ANY	ANY	L	Z	Z	Z	Z


L = logic low, H = logic high, Z = high impedance

In a single-ended configuration, the input pins are connected as shown in the Single - Ended Input Configuration on page 3 with the op-amp connected for unity gain and V_{REF} biasing the input at $1/2V_{DD}$. The Differential Input Configuration below permits gain adjustment with the feedback resistor R_5 .

DTMF Clock Circuit

The internal clock circuit is completed with the addition of a standard 3.579545 MHz television color burst crystal. The crystal can be connected to a single M-8870 as shown in the Single - Ended Input Configuration on page 3, or to a series of M-8870s. As illustrated in the Common Crystal Connection below, a single crystal can be used to connect a series of M-8870s by coupling the oscillator output of each M-8870 through a 30 pF capacitor to the oscillator input of the next M-8870.

Differential Input Configuration




Differential Input Amplifier
 $C_1 = C_2 = 10 \text{ nF}$
 $R_1 = R_4 = R_5 = 100 \text{ K}\Omega$
 $R_2 = 60 \text{ K}\Omega, R_3 = 37.5 \text{ K}\Omega$
 $R_3 = \frac{R_2 R_5}{R_2 + R_5}$
 Voltage Gain ($A_{v \text{ diff}}$) = $\frac{R_5}{R_1}$

All resistors are $\pm 1\%$ tolerance.
 All capacitors are $\pm 5\%$ tolerance.

Input Impedance

$$(Z_{\text{INDIFF}}) = 2\sqrt{R_1^2 + \left(\frac{1}{\omega C}\right)^2}$$

Common Crystal Connection






Characteristics

Parameter	Symbol	Min	Typ*	Max	Units	Notes
Input signal levels (each tone)	-	-29	-	+1	dBm	1,2,3,4,5,8
Composite signal)	-	27.5	-	869	mVRMS	
Time twist accept	-	-	-	10	dB	2,3,4,8
Time twist reject	-	-	-	10	dB	
Frequency deviation accept limit	-	-	-	$\pm 1.5\% + 2$ Hz	Nom.	2,3,5,8,10
Frequency deviation reject limit	-	$\pm 3.5\%$	-	-	Nom.	2,3,5
Input tone tolerance	-	-25	-16	-	dB	2,3,4,5,8,9,13,14
Enable tolerance	-	-	-12	-	dB	2,3,4,5,6,8,9
Output tone tolerance	-	+18	+22	-	dB	2,3,4,5,7,8,9
Present detection time	t_{DP}	5	8	14	ms	See Timing Diagram on page 7
Absent detection time	t_{DA}	0.5	3	8.5	ms	
Maximum tone duration accept	t_{REC}	-	-	40	ms	User adjustable (see Basic Steering Circuit and Guard Time Adjustment on pages 3 and 4.)
Maximum tone duration reject	t_{REC}	20	-	-	ms	
Maximum interdigit pause accept	t_{ID}	-	-	40	ms	
Maximum interdigit pause reject	t_{ID}	20	-	-	ms	
Propagation delay (St to Q)	t_{PD}	-	6	11	μ s	OE = VDD
Propagation delay (St to StD)	t_{PSD}	-	9	16	μ s	
Output data setup (Q to StD)	t_{OSD}	-	4.0	-	μ s	
Propagation delay (OE to Q), enable	t_{PTE}	-	50	60	ns	$R_L = 10$ k Ω , $C_L = 50$ pF
Propagation delay (OE to Q), disable	t_{PTD}	-	300	-	ns	
Internal clock frequency	f_{CLK}	3.5759	3.5795	3.5831	MHz	-
Output (OSC2), capacitive load	C_{LO}	-	-	30	pF	-

* Figures referenced to V_{SS} unless otherwise noted. For typical values $V_{DD} = 5.0$ V, $V_{SS} = 0$ V, $T_A = 25^\circ\text{C}$, $f_{CLK} = 3.579545$ MHz. All figures are at 25°C and are for design aid only, not guaranteed and not subject to production testing.

- = decibels above or below a reference power of 1 mW into a 600 Ω load.
 sequence consists of all 16 DTMF tones.
 duration = 40 ms. Tone pause = 40 ms.
 nominal DTMF frequencies are used, measured at GS.
 tones in the composite signal have an equal amplitude.
 bandwidth limited (0 to 3 kHz) Gaussian noise.
 precise dial tone frequencies are (350 and 440 Hz) $\pm 2\%$.
 minimum error rate of better than 1 in 10,000.
 measured to lowest level frequency component in DTMF signal.
 minimum signal acceptance level is measured with specified maximum frequency deviation.
 t_{PD} pins defined as IN+, IN-, and OE.
 terminal voltage source used to bias V_{REF} .
 parameter also applies to a third tone injected onto the power supply.
 referenced to Single - Ended Input Configuration on page 3. Input DTMF tone level at -28 dBm.

Timing Diagram



Explanation of Events

- A: Tone bursts detected, tone duration invalid, outputs not updated.
- B: Tone #n detected, tone duration valid, tone decoded and latched in outputs.
- C: End of tone #n detected, tone absent duration valid, outputs remain latched until next valid tone.
- D: Outputs switched to high impedance state.
- E: Tone #n + 1 detected, tone duration valid, tone decoded and latched in outputs (currently high impedance).
- F: Acceptable dropout of tone #n + 1, tone absent duration invalid, outputs remain latched.
- G: End of tone #n + 1 detected, tone absent duration valid, outputs remain latched until next valid tone.


Explanation of Symbols

- V_{IN} : DTMF composite input signal.
- ESI: Early steering output. Indicates detection of valid tone frequencies.
- S/GT: Steering input/guard time output. Drives external RC timing circuit.
- Q1 - Q4: 4-bit decoded tone output.
- SID: Delayed steering output. Indicates that valid frequencies have been present/absent for the required guardtime, thus constituting a valid signal.
- OE: Output enable (input). A low level shifts Q1 - Q4 to its high impedance state.
- t_{REC} : Maximum DTMF signal duration not detected as valid.
- t_{DEP} : Minimum DTMF signal duration required for valid recognition.
- t_{DTP} : Minimum time between valid DTMF signals.
- t_{DTP} : Maximum allowable dropout during valid DTMF signal.
- t_{DTP} : Time to detect the presence of valid DTMF signals.
- t_{DTP} : Time to detect the absence of valid DTMF signals.
- t_{STP} : Guard time, tone present.
- t_{STA} : Guard time, tone absent.




Figure 9 Mechanical Dimensions

18-pin DIP



Tolerances for 18 - pin Dip				
	Inches		Metric (mm)	
	Min	Max	Min	Max
A	-	.210	-	5.33
A1	.015	-	.38	-
b	.014	.022	.36	.56
b2	.045	.070	1.1	1.7
C	.008	.014	.20	.36
D	.880	.920	23.35	23.37
E	.300	.325	7.62	8.26
E1	.240	.280	6.10	7.11
e	.100 BSC		2.54 BSC	
ec	0°	15°	0°	15°
L	.115	.150	2.92	3.81

18-pin SOIC



Tolerances for 18 - pin Dip				
	Inches		Metric (mm)	
	Min	Max	Min	Max
A	.0926	.1043	2.35	2.65
A1	.0040	.0118	.10	.30
b	.013	.020	.33	.51
D	.4469	.4625	11.35	11.75
E	.2914	.2992	7.4	7.6
e	.050 BSC		1.27 BSC	
H	.394	.419	10.00	10.65
L	.016	.050	.40	1.27

Dimensions are not to scale.
Dimensions do not reflect actual part marking.

Dimensions
mm
(inches)



CLARE LOCATIONS

U.S. Headquarters
 Cherry Hill Drive
 Cherry Hill, MA 01915
 1-978-524-6700
 1-978-524-4900
 Free: 1-800-27-CLARE

Switch Division
 5 N. Earth City Expressway
 Earth City, MO 63045
 1-314-770-1832
 1-314-770-1812

Micronix Division
 Columbia
 San Jose, CA 92656-1490
 1-949-831-4622
 1-949-831-4628

CLARE OFFICES

AMERICAS

Americas Headquarters
 Cherry Hill Drive
 Cherry Hill, MA 01915
 1-978-524-6700
 1-978-524-4900
 Free: 1-800-27-CLARE

Eastern Region

Apache Court
 Mahwah, NJ 07430
 1-201-236-0101
 1-201-236-8685
 Free: 1-800-27-CLARE

Central Region

Canada Ltd.
 Harvester Road, Suite 202
 Mississauga, Ontario L7N 3N1
 1-905-333-9066
 1-905-333-1824

Western Region

West 11th Street, #348
 San Jose, CA 95376
 1-209-832-4367
 1-209-832-4732
 Free: 1-800-27-CLARE

Canada Ltd.
 Harvester Road, Suite 202
 Mississauga, Ontario L7N 3N1
 1-905-333-9066
 1-905-333-1824

EUROPE

European Headquarters
 CP Clare nv
 Bampslaan 17
 B-3500 Hasselt (Belgium)
 Tel: 32-11-300868
 Fax: 32-11-300890

France
 Clare France Sales
 Lead Rep
 99 route de Versailles
 91160 Champlan
 France
 Tel: 33 1 69 79 93 50
 Fax: 33 1 69 79 93 59

Germany
 Clare Germany Sales
 ActiveComp Electronic GmbH
 Mitterstrasse 12
 85077 Manching
 Germany
 Tel: 49 8459 3214 10
 Fax: 49 8459 3214 29

Italy
 C.L.A.R.E.s.a.s.
 Via C. Colombo 10/A
 I-20066 Melzo (Milano)
 Tel: 39-02-95737160
 Fax: 39-02-95738829

Sweden
 Clare Sales
 Comptronic AB
 Box 167
 S-16329 Spånga
 Tel: 46-862-10370
 Fax: 46-862-10371

United Kingdom
 Clare UK Sales
 Marco Polo House
 Cook Way
 Bindon Road
 Taunton
 UK-Somerset TA2 6BG
 Tel: 44-1-823 352541
 Fax: 44-1-823 352797

ASIA/PACIFIC

Asian Headquarters
 Clare
 Room N1016, Chia-Hsin, Bldg II,
 10F, No. 96, Sec. 2
 Chung Shan North Road
 Taipei, Taiwan R.O.C.
 Tel: 886-2-2523-6368
 Fax: 886-2-2523-6369

<http://www.clare.com>

Clare, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. Neither circuit patent licenses nor indemnity are expressed or implied. Except as set forth in Clare's Standard Terms and Conditions of Sale, Clare, Inc. assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

The products described in this document are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or where malfunction of Clare's product may result in direct physical harm, injury, or death to a person or severe property or environmental damage. Clare, Inc. reserves the right to discontinue or make changes to its products at any time without notice.

Specification: DS-M-6870-R3
 ©Copyright 2001, Clare, Inc.
 All rights reserved. Printed in USA.
 7/25/01

LCM

Liquid Crystal Display Modules

Seiko Instruments GmbH



Dot Matrix Liquid Crystal Display Modules

CHARACTER TYPE

FEATURES :


- Slim, light weight and low power consumption
- High contrast and wide viewing angle
- Built-in controller for easy interfacing
- LCD modules with built-in EL or LED backlight



M1641



L1642



L1614



M1632



L1652



L2012

SPECIFICATIONS :

		Standard products			Products of optional specification		
Formal (character x line)		16 x 1	16 x 2	16 x 2	16 x 2	16 x 4	20 x 2
		M1641	M1632	L1642	L1652	L1614	L2012
		M16410AS	M16320AS	L164200J000S	L165200J200S	L161400J000S	L201200J000S
ht		M16419DWS	M16329DWS	L164221J000S	L165221J200S	L161421J000S	L201221J000S
ight		M16417DYS	M16327DYS	L1642B1J000S	L1652B1J200S	L1614B1J000S	L2012B1J000S
(wide temp)		M16410CS	M16320CS	L164200L000S	L165200L200S	L161400L000S	L201200L000S
ight (wide temp)		M16417JYS	M16327JYS	L1642B1L000S	L1652B1L200S	L1614B1L000S	L2012B1L000S
font		5x7 dots + cursor	5x7 dots + cursor	5x7 dots + cursor	5x7 dots + cursor	5x7 dots + cursor	5x7 dots + cursor
mm	Reflective	80,0 x 36,0 x 11,3	85,0 x 30,0 x 10,1	80,0 x 36,0 x 11,3	122,0 x 44,0 x 11,3	87,0 x 60,0 x 11,6	116,0 x 37,0 x 11,3
	EL backlight	80,0 x 36,0 x 11,3	85,0 x 30,0 x 10,1	80,0 x 36,0 x 11,3	122,0 x 44,0 x 11,3	87,0 x 60,0 x 11,6	116,0 x 37,0 x 11,3
	LED backlight	80,0 x 36,0 x 15,8	80,0 x 30,0 x 15,8	80,0 x 36,0 x 15,8	122,0 x 44,0 x 15,8	87,0 x 60,0 x 15,8	116,0 x 37,0 x 15,8
Area (HxV) mm	64,5 x 13,8	62,0 x 16,0	64,5 x 13,8	99,0 x 24,0	61,8 x 25,2	83,0 x 18,6	
size (HxV) mm *1	3,07 x 5,73	2,78 x 4,27	2,95 x 3,80	4,84 x 8,06	2,95 x 4,15	3,20 x 4,85	
ixV) mm	0,55 x 0,75	0,50 x 0,55	0,50 x 0,55	0,92 x 1,10	0,55 x 0,55	0,60 x 0,65	
ply voltage (VDD-VSS) V		+ 5 V	+ 5 V	+ 5 V	+ 5 V	+ 5 V	+ 5 V
nsumption	IDD	1,5	2,0	1,6	2,0	2,7	2,0
	IJC *4	0,2	0,2	0,3	0,4	1,1	0,4
ethod (duty)		1/16	1/16	1/16	1/16	1/16	1/16
		KS0066 or equivalent	KS0066 MSM5839 or equivalent	KS0066 MSM5839 or equivalent	KS0066 MSM5839 or equivalent	KS0066 KS0063 or equivalent	KS0066 KS0063 or equivalent
emperature (°C)	normal temp.	0 to + 50	0 to + 50	0 to + 50	0 to + 50	0 to + 50	0 to + 50
	wide temp. *2	- 20 to + 70	- 20 to + 70	- 20 to + 70	- 20 to + 70	- 20 to + 70	- 20 to + 70
emperature (°C)	normal temp.	- 20 to + 60	- 20 to + 60	- 20 to + 60	- 20 to + 60	- 20 to + 60	- 20 to + 60
	wide temp.	- 30 to + 80	- 30 to + 80	- 30 to + 80	- 30 to + 80	- 30 to + 80	- 30 to + 80
	Reflective	25	25	25	50	50	40
	EL backlight	30	30	30	55	55	45
	LED backlight	35	40	35	65	65	60
Model		5S	5S	5S	5C	5A	5A
Power supply (V)		+ 5,0	+ 5,0	+ 5,0	+ 5,0	+ 5,0	+ 5,0
urrent consumption (mA) *3		10	10	10	35	45	45
Forward current consumption (mA)		100	112	100	240	200	154
Forward input voltage (V typ.)		+ 4,1	+ 4,1	+ 4,1	+ 4,1	+ 4,1	+ 4,1

ing cursor H : Horizontal V : Vertical T : Thickness (max)

ernal temperature compensation

g EL backlight

h normal temperature range

olicy is one of continues improvements we reserve the right to change the specifications for the products in the catalogue without notice.




L2022




L2432



L4042



L2014



M4024

• SPECIFICATIONS :

Standard products

Products of optional specification

Character Format (character x line)	20 x 2	20 x 4	24 x 2	40 x 2	40 x 4	
Model	L2022	L2014	L2432	L4042	M4024	
Backlight	-	L201400J000S	L243200J000S	L404200J000S	M40240AS	
LED backlight	-	L201421J000S	L243221J000S	L404221J000S	M40249DWS	
Wide temp. Backlight	-	L2014B1J000S	L2432B1J000S	L4042B1J000S	M40247DYS	
Wide temp. Backlight	L202200P000S	L201400L000S	L243200L000S	L404200L000S	M40240CS	
Wide temp. Backlight	L2022B1P000S	L2014B1L000S	L2432B1L000S	L4042B1L000S	M40247JYS	
Character font	5x7 dots + cursor	5x7 dots + cursor	5x7 dots + cursor	5x7 dots + cursor	5x7 dots + cursor	
Module size (HxV) mm	Reflective 180.0 x 40.0 x 10.5 EL backlight 180.0 x 40.0 x 10.5 LED backlight 180.0 x 40.0 x 14.8	180.0 x 60.0 x 11.6 98.0 x 60.0 x 11.6	118.0 x 36.0 x 11.3 118.0 x 36.0 x 11.3	182.0 x 33.5 x 11.3 182.0 x 33.5 x 11.3	190.0 x 54.0 x 10.1 190.0 x 54.0 x 10.1 190.0 x 54.0 x 16.3	
Mounting area (HxV) mm	149.0 x 23.0	76.0 x 25.2	94.5 x 17.8	154.4 x 15.8	147.0 x 29.5	
Character size (HxV) mm *1	6.00 x 9.66	2.95 x 4.15	3.20 x 4.85	3.20 x 4.85	2.78 x 4.27	
Dot size (HxV) mm	1.12 x 1.12	0.55 x 0.55	0.60 x 0.65	0.60 x 0.65	0.50 x 0.55	
Power supply voltage (VDD-VSS) V	+5 V	+5 V	+5 V	+5 V	+5 V	
Current consumption (A, typ)	IDD 4.2 ILC *4 2.6	2.9 1.2	2.5 0.5	3.0 1.0	8.0 3.0	
Driving method (duty)	1/16	1/16	1/16	1/16	1/16	
Shift-in LSI	KS0066 KS0063 or equivalent	KS0066 MSM5839 or equivalent	KS0066 KS0063 or equivalent	KS0066 KS0063 or equivalent	KS0066 MSM5839 or equivalent	
Operating temperature (°C)	normal temp. wide temp. *2	-	0 to +50	0 to +50	0 to +50	
Storage temperature (°C)	normal temp. wide temp.	-20 to +70	-20 to +70	-20 to +70	-20 to +70	
Weight (typ.)	Reflective EL backlight LED backlight	80 - 110	55 60 70	40 45 60	70 75 95	90 105 140
Power supply (V)	Model	-	5A	5A	5C	5D
Current consumption (mA) *3	Power supply (V)	+5.0	+5.0	+5.0	+5.0	+5.0
Forward current consumption (mA)	current consumption (mA) *3	-	45	45	25	80
Forward input voltage (V, typ.)	Forward current consumption (mA)	320	240	150	260	480
	Forward input voltage (V, typ.)	+4.1	+4.1	+4.1	+4.1	+4.1

*1: Excluding cursor
 *2: With external temperature compensation
 *3: Including EL backlight
 *4: Based on normal temperature range

H : Horizontal V : Vertical T : Thickness (max)

Dot Matrix Liquid Crystal Display Modules

GRAPHIC TYPE

FEATURES :

- Wide viewing angle and high contrast
- Full dot configuration fits any application
- Slim, light weight and low power consumption
- Available in STN and FSTN

• SPECIFICATIONS :

Dot Matrix (HxV,dot)		97 x 32	128 x 32	128 x 64	128 x 64
		Y97031	G1213	G1216	G1226
e)	Reflective	built-in RAM	-	-	-
	Reflective wide temp.	built-in RAM	-	G121300N000S	G121600N000S
	LED backlight	built-in RAM	-	-	G1226B1J000S
e)	LED backlight wide temp	built-in RAM	-	G1213B1N000S	G1216B1N000S
	Transmissive	-	-	-	-
	with CFL backlight	built-in controller	-	-	-
e)	Transmissive	built-in RAM	Y97031LF60W	-	-
	Reflective (no backlight)	47,5 x 65,4 x 2,1	75,0 x 41,5 x 6,8	75,0 x 52,7 x 6,8	-
	LED backlight	-	75,0 x 41,5 x 8,9	75,0 x 52,7 x 8,9	93,0 x 70,0 x 11,4
	CFL backlight	-	-	-	-
Module height (HxV) mm		43,5 x 23,9	60,0 x 21,3	60,0 x 32,5	70,7 x 38,8
Module width (H x V) mm		0,35 x 0,48	0,40 x 0,48	0,40 x 0,40	0,44 x 0,44
Module depth (H x V) mm		0,39 x 0,52	0,43 x 0,51	0,43 x 0,43	0,48 x 0,48
Supply voltage (V)	(VDD - VSS)	+5,0	+5,0	+5,0	+5,0
	(VLC - VSS)	-	-8,0	-8,1	-8,2
Current consumption	IDD	0,10	2,0	2,0	3,0
	IDD (built-in controller)	-	-	-	-
	ILC	-	1,8	1,8	2,0
Driving method (duty)		1/33	1/64	1/64	1/64
	Driver	SED1530 or equivalent	HD61202 HD61203 or equivalent	HD61202 HD61203 or equivalent	KS0107 KS0108 or equivalent
	Controller	-	-	-	-
Operating temperature range (°C)		-20 to +70	-20 to +70	-20 to +70	0 to +50
Storage temperature range (°C)		-30 to +80	-30 to +80	-30 to +80	-20 to +60
Viewing angle	Reflective (Transmissive no backlight)	10	23	35	-
	LED backlight	-	35	45	72
	CFL backlight	-	-	-	-
Current consumption	Forward current consumption (mA)	-	40	90	125
	Forward input voltage (V, typ.)	-	3,8	4,1	4,1
CFL	Mode	-	-	-	-
	Power supply voltage (V)	-	-	-	-
	Current consumption (mA, typ.)	-	-	-	-

DC/DC converter (single power source)

with external temperature compensation circuit


As one of our continuous improvements we reserve the right to change the specifications of the products in the catalogue without notice.

Format (HxV,dot)		240 x 64	240 x 128	320 x 200	320 x 240	640 x 200
		G2446	G242C	G321D	G324E	G649D
Type (mode)	Reflective	built-in RAM	-	-	-	-
	Reflective wide temp.	built-in RAM	-	-	-	-
	LED backlight	built-in RAM	-	-	-	-
	LED backlight wide temp.	built-in RAM	-	-	-	-
Type (mode)	Transmissive	-	G2446X5R1A0S	G242CX5R1ACS	G321DX5R1A0S	G324EX5R1A0S
	with CFL backlight	built-in controller	G2446X5R1ACS	G242CX5R1A0S	G321DX5R1ACS	G324EX5R1ACS
	Transflective	built-in RAM	-	-	-	G649DX5R010S
Pixel size (x T)	Reflective (no backlight)	-	-	-	-	-
	LED backlight	-	-	-	-	-
	CFL backlight	191,0 x 79,0 x 15,1	180,0 x 110,0 x 15,1	166,0 x 134,0 x 15,1	166,0 x 134,0 x 15,1	260,0 x 122,0 x 15,7
Viewing area (HxV) mm		134,0 x 41,0	134,0 x 76,0	128,0 x 110,0	128,0 x 110,0	216,0 x 83,0
Pitch (H x V) mm		0,49 x 0,49	0,47 x 0,47	0,34 x 0,48	0,32 x 0,39	0,30 x 0,36
Pitch (H x V) mm		0,53 x 0,53	0,51 x 0,51	0,38 x 0,52	0,36 x 0,43	0,33 x 0,39
Operating supply voltage (V)	(VDD - VSS)	+5,0	+5,0	+5,0	+5,0	+5,0
	(VLC - VSS)	*1	*1	-24,0	-24,0	-24,0
Typical consumption	IDD	12	30	8	7,5	11
	IDD (built-in controller)	15	40	23	23	-
	ILC	-	-	6	6,5	9
Driving method (duty)		1/64	1/128	1/200	1/240	1/200
On-chip LSI	Driver	MSM5298 MSM5299 or equivalent	KS0103 KS0104 or equivalent	MSM5298 MSM5299 or equivalent	HD66204 HD66205 or equivalent	MSM5298 MSM5299 or equivalent
	Controller	SED1330FB	SED1330FB	SED1330FB	SED1330FB	-
Operating temperature range (°C)		0 to +50	0 to +50	0 to +50	0 to +50	0 to +50
Storage temperature range (°C)		-20 to +60	-20 to +60	-20 to +60	-20 to +60	-20 to +60
Viewing angle (°)	Reflective (Transflective no backlight)	-	-	-	-	-
	LED backlight	-	-	-	-	-
	CFL backlight	200	280	350	350	420
Backlight	Forward current consumption (mA)	-	-	-	-	-
	Forward input voltage (V, typ.)	-	-	-	-	-
Power for CFL	Mode	4800210	4800210	4800210	4800210	4800120
	Power supply voltage (V)	+5,0	+5,0	+5,0	+5,0	+12,0
	Current consumption (mA, typ.)	250	350	365	365	390

built-in DC/DC converter (single power source)

operates with external temperature compensation


As our policy is one of continuous improvements, we reserve the right to change the specifications of the products in the catalogue without notice.



G2446



G1226




G321D




G1216




G1213



G649D



G242C



G324E

CHECK LIST FOR CUSTOM DESIGNED LCD MODULE


Company _____ 2. Application _____ 3. Customer Specified Part No. _____

Design _____

New Modified : Manufacturer _____, Part No. _____, Remarks _____

Equivalent: Manufacturer _____, Part No. _____, Remarks _____

M Dimensions



A x B : Module size _____ x _____ mm
 E x F : Viewing area _____ x _____ mm
 P x Q : Active display area _____ x _____ mm
 C : Length between mounting holes _____ mm
 D : Length between mounting holes _____ mm
 M : Diameter of mounting hole _____ mm
 H : Total thickness _____ mm
 H1 : Upper thickness _____ mm
 H2 : Lower thickness _____ mm

Display Contents

Character type: _____ characters _____ lines
 Character font _____ x _____ dots + cursor
 Character pitch _____ x _____ mm
 Dot pitch _____ x _____ mm
 Dot size _____ x _____ mm
 Graphics (Full dot) type: _____ x _____ dots
 Dot pitch _____ x _____ mm
 Dot size _____ x _____ mm
 Segment type: _____ digits _____ lines
 Others _____

D Panel

Viewing angle: 6 o'clock 12 o'clock _____ o'clock
 Type: TN FSTN (Black and white)
 STN (Yellow green Gray Blue)
 Chromaticity coordinates
 (_____ ≤ x ≤ _____, _____ ≤ y ≤ _____)

Positive type Negative type
 Reflective Transflective Transmissive
 Others _____

Gamma scale: Yes _____ gray scale No

Operational specifications:
 Response time t_{on} _____ ms (_____ °C) t_{off} _____ ms (_____ °C)
 Viewing angle _____ deg. (_____ °C) Contrast (_____ °C)
 Others _____

Surface finishing:
 Normal Anti-glare _____
 Filter color: Normal (neutral gray) Red
 Green Blue _____

Driving Method

Addressing: 1/ _____ duty, 1/ _____ bias
 Drive frequency: _____ Hz

Driver: Specified Unspecified
 Segment driver _____ (Manufacturer _____)
 Common driver _____ (Manufacturer _____)

Controller: Internal External
 Part No. _____ (Manufacturer _____)
 Type: Internal External
 Part No. _____ (Manufacturer _____)
 Type: Internal External
 Part No. /Memory size _____ (Kbit) (Manufacturer _____)

Power Supply

Single power supply: 5V _____ V
 Multiple power supplies
 For logic: (V_{DD}-V_{SS}): 5V _____ V
 For LC drive: (V_{LC}-V_{SS}): _____ V

11. Temperature Compensation Circuit

Internal External Unnecessary
 Compensation range: 0°C to 50°C _____ °C to _____ °C

12. Current Consumption

For logic: typ. _____ mA, max. _____ mA
 For LC drive: typ. _____ mA, max. _____ mA
 Others (_____) : typ. _____ mA, max. _____ mA

13. Contrast Adjustment

Internal External Unnecessary
 Method: Temp. compensation circuit Volume _____

14. Temperature Range

Operating temperature range: 0°C to 50°C _____ °C to _____ °C
 Storage temperature range: -20°C to 60°C _____ °C to _____ °C

15. Input/Output Terminals

Specifying allocation: Yes No
 Specifying position: Yes No

16. Weight

typ. _____ g, max. _____ g

17. Connector

Internal External Unnecessary
 Type No. _____ (Manufacturer _____)

18. Backlight

Internal External Unnecessary
 EL: Green White _____
 LED: Yellow green Amber _____
 CFL: White _____
 Incandescent lamp Others _____
 Backlight type Edge backlight type
 Brightness: _____ cd/m²
 Inverter: Internal External Unnecessary
 Power supply voltage _____ V
 Current consumption (backlight included) _____ mA
 Brightness control: Yes No

19. Others

20. Schedule

Estimate: _____
 Sample: Delivery _____, Quantity: _____ pcs
 Mass production: Target price: _____
 Delivery _____, Total quantity: _____ pcs
 Quantity per month _____ pcs



Liquid Crystal Displays

CHECK LIST FOR CUSTOM DESIGNED LCD

Company _____ 2. Application _____ 3. Customer Specified Part No. _____

Design Modified: Manufacturer _____, Part No. _____, Remarks _____
 Equivalent: Manufacturer _____, Part No. _____, Remarks _____



Physical Dimensions



Horizontal length of upper glass _____ mm
 Vertical length of upper glass _____ mm
 Horizontal length of lower glass _____ mm (the same as F1)
 Vertical length of lower glass _____ mm
 Generally longer than F2 when terminals are with pin.
 Thickness of glass _____ mm
 Standard type: 1.1 mm or 0.7 mm
 Thickness of LCD _____ mm
 Orientation: Right Left Right or Left

V1: Horizontal length of viewing area _____ mm
 V2: Vertical length of viewing area _____ mm
 CN**: Terminal length _____ mm
 CS**: Terminal length _____ mm
 **CN or CS=0 in case of one side terminal type.
 CC: Terminal length _____ mm
 SE, SW, SN, SS: Seal width
 (According to design or manufacturing condition:
 about 2.0 mm to 4.0 mm)

Terminal Form



Display Mode
 Viewing angle: 6 o'clock 12 o'clock _____ o'clock
 TN FSTN (Black and white)
 Color: Yellow green Gray Blue
 Chromaticity coordinates (_____ ≤ x ≤ _____, _____ ≤ y ≤ _____)
 Positive type Negative type
 Reflective Transflective Transmissive
 Additional specifications:
 Response time t_{on} _____ ms (_____ °C) t_{off} _____ ms (_____ °C)
 Viewing angle _____ deg. (_____ °C) Contrast _____ (_____ °C)
 Others _____

10. Temperature Range


Operating temperature range
 With temperature compensation circuit (or volume)
 0°C to 50°C _____ °C to _____ °C
 Without temperature compensation circuit
 0°C to 50°C _____ °C to _____ °C
 Storage temperature range
 - 20°C to 60°C _____ °C to _____ °C

11. Terminal Connecting Method

Rubber connector (Zebra rubber)
 Pin: DIL SIL _____
 Pitch (2.54 _____ mm) Length (_____ mm)
 Heat seal: Equipped Unnecessary

12. Others

Print (Characters, lines, masks etc.): Yes No
 Protective film:
 Yes (Color: Red Translucent Transparent) No
 Chamfering (for heat-seal connector):
 Yes (Position: _____)
 (Quantity: _____)
 No



13. Schedule


Estimate: _____
 Sample: Delivery _____, Quantity: _____ pcs
 Mass production: Target price: _____
 Delivery _____, Total quantity: _____ pcs
 Quantity per month: _____ pcs

Finishing: Normal Anti-glare _____
 Normal (neutral gray) Red Green
 Blue _____
 Polarizer: Attached type Separate type
 Polarizer: Attached type Separate type
 Driving Method
 Multiplexing: (1/ _____ duty, 1/ _____ bias)
 Operating voltage (V_{opr}): _____ V
 Frequency: _____ Hz
 IC: _____ (Manufacturer _____)
 Power consumption: _____ μ A


Liquid Crystal Display Modules

REFLECTIVE/TRANSFLECTIVE/TRANSMISSIVE LCD


1 Reflective LCD
 Reflector bonded to the rear polarizer reflects the incoming ambient light. Low power consumption because no backlight is required.



2 Transflective LCD
 Transflector bonded to the rear polarizer reflects light from the front as well as enabling lights to pass through the back. Used with backlight off in bright light and with it on in low light to reduce power consumption.




3 Transmissive LCD
 Without reflector or transflector bonded to the rear polarizer. Backlight required. Most common is transmissive negative image.




POSITIVE/NEGATIVE MODE


Positive type



Negative type



Negative type (inverse image) (when data is inverted)



TN TYPE/STN TYPE/FSTN TYPE


(Background/dot color) Gray/Black	TN (Twisted Nematic) type is most conventional and economical. It is used for static drive LCD and low-duty drive LCD (watch, calculator, etc.)
Yellowgreen/Dark blue Gray/Dark blue White/Blue	STN (Super Twisted Nematic) type has a higher twist angle, and thus provides clear visibility and wider viewing angle. This is suitable especially for high-duty drive LCD.
White/Black	FSTN (Film Super Twisted Nematic) type utilizes RCF (Retardation Control Film) to remove the coloring of STN LCD. Thus FSTN type provides easy-to-read black-and-white display.

STRUCTURE AND FEATURE OF LCD MODULE WITH BACKLIGHT


(Cold Cathode Fluorescent Lamp) backlight

Features: high brightness, long service life, inverter required

Large backlight type
 G2446, G242C
 G321D, G649D




Small backlight type



EL (Electroluminescent Lamp) backlight LED (Light Emitting Diode) backlight



Features: EL: thin, inverter required
 LED: long service life, low voltage driving, no inverter required



POWER SUPPLY




Single power supply

- G2446, G242C (Built-in DC-DC conv.)
- G321D, G324E and G649D



Dual power supply

- Y1206 and G1226



Note 1: Contrast can be adjusted by VR.
 Note 2: For module with backlight, power supply for backlight is necessary.

• Negative voltage should be variable for contrast adjustment.

Precautions

Handling Instructions

If the LCD panel is damaged, be careful not to get the liquid crystal in your mouth and not to be injured by wearing safety glasses.

If you should swallow the liquid crystal, first, wash your mouth thoroughly with water, then, drink a lot of water to induce vomiting, and then, consult a physician.

If the liquid crystal should get in your eye, flush your eyes with running water for at least fifteen minutes.

If the liquid crystal touches your skin or clothes, remove it and wash the affected part of your skin or clothes with soap and running water.

The CFL backlight is driven by a high voltage with an inverter. Do not touch the connection part or the wiring pattern of the inverter.

Do not use inverters without a load or in the short-circuit mode.

Do not apply the LCD module within the rated voltage to prevent overheating and/or damage. Also, take steps to ensure that the connector does not come off.

Handling Precautions

Since the LCD panel has glass substrate, avoid applying mechanical shock or pressure on the module. Do not drop, bend, twist or press the module.

Do not soil or damage LCD panel terminals.

Since the polarizer is made of easily-scratched material, be careful not to touch or place objects on the display surface.

Keep the display surface clean. Do not touch it with your skin.

Since CMOS LSI is used in the LCD module. Be careful of static electricity.

Do not disassemble the module or remove the liquid crystal panel or the panel frame.

Do not damage the film surface of the EL lamp; otherwise the lamp will be damaged by humidity.

When setting an EL lamp in an LCD module, push the EL lamp up with its emitting side up, without pushing the rubber connectors too hard. If you damage them, the LCD module may not work properly.

Mounting and Designing

To protect the polarizer and the LCD panel, cover the display surface with a transparent plate (e.g., acrylic glass) with a small gap between the transparent plate and the display surface.

Keep the module dry. Avoid condensation to prevent transparent electrodes from being damaged.

Do not drive the LCD panel with AC waveform in which DC element is not included to prevent deterioration in the LCD panel.

Contrast of LCD varies depending on the ambient temperature. To offer the optimum contrast, LC drive voltage should be adjusted. LCD driven in a high duty mode must be provided with drive voltage adjustment method.

Mount a LCD module with the specified mounting part/bracket.

- Design the equipment so that input signal is not applied to the LCD module while power supply voltage is not applied to it.

- Do not locate the CFL tube and the lamp lead wire close to a metal plate or a plated part inside the equipment. Otherwise stray capacity causes a drop in voltage, decreasing the brightness and the ability to start-up.

Cleaning

- Do not wipe the polarizer with a dry cloth, as it may scratch the surface.

- Wipe the LCD panel gently with a soft cloth soaked with a petroleum benzene.

- Do not use ketonic solvents (ketone and acetone) or aromatic solvents (toluene and xylene), as they may damage the polarizer.

Storing

- Store the LCD panel in a dark place, where the temperature is $25^{\circ}\text{C} \pm 10^{\circ}\text{C}$ and the relative humidity below 65%. If possible, store the LCD panel in the packaging situation when it was delivered.

- Do not store the module near organic solvents or corrosive gases.

- Keep the module (including accessories) safe from vibration, shock and pressure.

- Use an LCD module with built-in EL backlight within six months of delivery.

- EL backlight is easily affected by environmental conditions such as temperature and humidity; the quality may deteriorate if stored for an extended period of time. Contact Seiko Instruments GmbH for details.

- Some parts of the backlight and the inverter generate heat. Take care so that the heat does not affect the liquid crystal or any other parts.

- Dust particles attached to the surface of the LCD or the surface of the backlight degrade the display quality. Be careful to keep dust out in designing the structure as well as in handling the module.

- Black or white air-bubbles may be produced if the LCD panel is stored for long time in the lower temperature or mechanical shocks are applied onto the LCD panel.

On This Brochure

- Seiko Instruments GmbH reserves the right to make changes without notice to the specifications and materials contained herein.

- The colors of the products reproduced herein may be different from the actual colors. Check color on actual products before using the product.

- The information contained herein shall not be reproduced in whole or in part without the express written consent of Seiko Instruments GmbH

- The products described herein are designed for consumer equipment and cannot be used as part of any device or equipment which influences the human body or requires a significantly high reliability, such as physical exercise equipment, medical equipment, disaster prevention equipment, gas related equipment, vehicles, aircraft and equipment mounted on vehicles.