

## **TUGAS AKHIR**

### **PERENCANAAN DAN PEMBUATAN ALAT PENGUKUR TEKANAN DARAH DIGITAL BERBASIS MK AT89S51**



**Disusun Oleh:**

**OKTAVIANO**

**03.52.010**



**KONSENTRASI TEKNIK ENERGI LISTRIK  
JURUSAN TEKNIK ELEKTRO D-III  
FAKULTAS TEKNOLOGI INDUSTRI  
INSTITUT TEKNOLOGI NASIONAL MALANG  
Maret 2007**

**LEMBAR PERSETUJUAN  
TUGAS AKHIR  
PERENCANAAN DAN PEMBUATAN ALAT PENGUKUR  
TEKANAN DARAH DIGITAL BERBASIS MK AT89S51**



**Disusun Oleh :**  
**Oktavianto**  
**0352010**



**Diperiksa dan Disetujui**  
**Dosen Pembimbing**

( Bambang Prio H, ST, MT)

**KONSENTRASI TEKNIK ENERGI LISTRIK  
JURUSAN TEKNIK ELEKTRO D-III  
FALKUTAS TEKNOLOGI INDUSTRI  
INSTITUT TEKNOLOGI NASIONAL MALANG  
2007**

## **ABSTRAK**

“ Perencanaan Dan Pembuatan Alat Pengukur Tekanan Darah Digital Berbasis MK 89S51” Oktavianto, 0352010, Tugas Akhir, Teknik Energi Listrik DIII, institut Teknologi Nasional Malang. Pembimbing Bambang Prio Hartanto, ST, MT.

Pada manusia normalnya range kondisi tekanan darah systole 120 mmHg dan nilai diastole 80 mmHg. Untuk mempermudah mengetahui nilai tersebut di buat alat pengukur tekanan darah digital. Alat ini menggunakan sensor kondensor sebagai pembangkit frekwensi yang sangat kecil. Selain itu juga menggunakan sensor LDR, yaitu sebuah tranduser yang mengubah intensitas cahaya menjadi besaran listrik. Nilai yang di hasilkan dari alat ini berupa nilai systole dan diastole dengan keterangan yang muncul beberapa saat dari nilai tersebut, sehingga kita dapat mengetahui masuk dalam kategori manakah nilai tekanan darah orang yang kita ukur. Kelebihan dari alat ini adalah dapat mengukur nilai tekanan dengan keakuratan yang besar di banding menggunakan pengukur analog. perancangan alat ukur tekanan darah di atas menyangkut pembuatan simulasi, menggunakan MK AT89S51, dan pembuatan sensor suara untuk mendeteksi denyut jantung. Tujuannya pembuatan alat ukur ini agar dapat di gunakan dengan mudah oleh para pengukur tekanan darah dan mengurangi kesalahan dari pengukur analog.

Alat ukur yang di gunakan untuk mendeteksi suara dalam frekwensi yang sangat rendah menggunakan kondensor yang kemudian dikuatkan agar dapat di baca oleh MK 89S51. untuk menentukan besarnya nilai menggunakan LDR yang kemudian nilai out putan di konversikan oleh ADDA PCF 8591 agar dapat diproses oleh MK 89S51 sebagai pengolah data yang kemudian di tampilkan oleh LCD. LCD yang di gunakan type M1632.

Dari studi yang di lakukan didapat keterangan klasifikasi tekanan darah orang dewasa, data ini di gunakan untuk menentukan dalam kategori mana nilai orang yang di ukur. Perencanaan pembuatan alat ini di antaranya merancang sensor I untuk mendeteksi suara agar dapat di olah oleh mikrokontroler. Selain itu merencanakan sensor II untuk menentukan berapa besar nilainya yang kemudian di masukkan ke dalam mikrokontroler setelah di konversi oleh ADDA. Pembuatan simulasi alat pengukur tekanan darah digital ini berpedoman pada alat pengukur tekanan darah analog dengan mengetahui cara kerjanya yang kemudian di konversikan kedalam bentuk digital. Penggunaan mikrokontroler AT89S51 menggunakan yaitu bahasa assembly. Perencanaan sensor suara untuk mendeteksi denyut jantung menggunakan kondensor dengan out putan sebesar 0.015 volt yang kemudian di kuatkan menjadi 3 volt agar dapat di terima oleh mikrokontroler setelah melalui proses penrigeran.

Kata Kunci : LDR, LCD, MK AT89S51, ADDA PCF 8591, Tekanan Darah, sensor.

**present**

Puji dan syukur ku ucapkan ke hadirat allah "S W T" atas  
Berkat, Hidayah, Karunia serta Perlindungan-Nya. Serta  
Sholawat dan Salam haturken kepada Nabi Muhammad  
"S A W", atas berkahnya kita semua menjadi orang yang beriman.

Dalam penilaian laporan tugas akhir ini banyak sekali halangan dan rintangan yang saya hadapi, tanpa bantuan dari pihak luar mungkin laporan ini tidak akan dapat terselamatkan. Dalam penilaian ini banyak hal yang belum terwujud, termasuk hasil kependidikan.

Kedua saudara Kedua orang tuaku dan adikku  
yang tak beruntung bermurah hati bermurah hati  
materi yang sangat sedikit. Bapak bermurah hati  
beri bantuan. Ibu bermurah hati memberi bantuan.  
Saya dan istri bermurah hati memberi bantuan.  
Tentu saja mungkin ku

Kongco-kongco dan angguk-angguk yang berjuangan deni, pelaksanaan am, gentong, kesebut ku dan inilah

## KATA PENGANTAR

Puji syukur ke hadirat Tuhan Yang Maha Esa atas rahmat yang telah di berikan kepada saya sehingga saya dapat menyelesaikan penyusunan laporan Tugas Akhir dengan judul “ Perencanaan Dan Pembuatan Alat Pengukur Tekanan Darah Digital Berbasis Mikrokontroler AT89S51 ”. Tugas akhir ini di susun untuk memenuhi syarat kelulusan untuk memperoleh gelar Ahli Madya Teknik Elektro Konsentrasi Energi Listrik Institut Teknologi Nasional Malang.

Dalam penyusunan laporan tugas akhir ini banyak sekali pengalaman dan pelajaran yang saya dapatkan, terutama dari dosen pembimbing yang telah banyak sekali meluangkan waktunya. Oleh sebab itu dengan tersesakannya Tugas Akhir ini, saya mengucapkan terimakasih kepada semua pihak yang telah membantu penyusunan laporan Tugas Akhir ini. Secara khusus penyusun mengucapkan terima kasih kepada :

1. Bapak Prof.Ir Abraham Lomi, MSEE, selaku rector Institut Teknologi Nasional Malang.
2. Bapak Ir Mochtar Asroni, MSME, selaku Dekan Fakultas Teknik Industri Institut Teknologi Nasional Malang.
3. Bapak Ir Made Wartana, MT, selaku Wakil Dekan 1 Faakultas Teknik Industri Institut Teknologi Nasional Malang.
4. Bapak Ir Choirul Shaleh, MT, selaku Ketua Jurusan Teknik Elektro DIII Institut Teknologi Nasional Malang.

5. Bapak Bambang Prio H, ST, MT, selaku dosen pembimbing yang penuh hikmah dan kesabaran dalam membimbing.
6. Orang tua serta saudar – saudara saya yang telah memberikan dukungan baik materi maupun dukungan dalam doa.
7. Semua teman – teman yang membantu dalam pembuatan Tugas Akhir ini hingga terselesaiannya Tugas Akhir ini.

## DAFTAR ISI

<b>LEMBAR PERSETUJUAN .....</b>	i
<b>ABSTRAK .....</b>	ii
<b>KATA PENGANTAR .....</b>	iii
<b>DAFTAR ISI .....</b>	v
<b>DAFTAR GAMBAR .....</b>	viii
<b>DAFTAR TABEL .....</b>	x
<b>BAB I. PENDAHULUAN .....</b>	1
1.1 Latar Belakang .....	1
1.2 Rumusan Masalah .....	2
1.3 Tujuan .....	2
1.4 Batasan Masalah .....	3
1.5 Metodologi Penelitian .....	3
1.6 Sistematika Penulisan .....	4
<b>BAB II. TEORI PENUNJANG.....</b>	5
2.1 Jantung .....	5
2.2 Tekanan Darah .....	5
2.3 Sensor 1 .....	6
2.3.1 Kondensor .....	6
2.3.2 Pre Amplifier .....	7
2.3.3 Komparator Regeneratif.....	7
2.4 Sensor 2 .....	8

2.4.1 LDR .....	8
2.5 ADDA PCF 8591 .....	9
2.6 Mikrokontroler AT89S51 .....	10
2.6.1 Fungsi Pin AT89S51 .....	12
2.6.2 Organisasi Memori Mikrokontroler AT89S51 .....	14
2.6.3 SFR ( Spesial Fungsi Register ) .....	16
2.6.4 Sistem Interupsi .....	19
2.6.5 Reset .....	19
2.7 LCD ( Liquid Cristal Display ) .....	20
<b>BAB III. METODOLOGI PENELITIAN .....</b>	<b>22</b>
3.1 Studi Literatur .....	22
3.2 Perencanaan dan Pembuatan Alat .....	23
3.3 Perencanaan Rangkaian ADDA PCF 8591 .....	27
3.4 Mikrokontroler AT89S51 .....	28
3.5 Sistem Pewaktuan Mikrokontroler .....	29
3.6 Perencanaan Sensor Sistole Diastole Persatuan Waktu .....	30
3.7 Perencanaan sensor Jumlah Denyut Persatuan Waktu .....	30
3.8 Perencanaan LCD .....	31
3.9 Pengujian Sensor .....	35
3.9.1 Tujuan .....	35
3.9.2 Peralatan yang Digunakan .....	35
3.9.3 Hasil pengujian sensor suara .....	35
3.9.4 Analisis pengujian .....	36

<b>BAB IV. PENGUJIAN ALAT DAN ANALISIS .....</b>	<b>37</b>
4.1 Pengujian Sistem Secara Keseluruhan .....	37
4.1.1 Peralatan Yang Digunakan .....	37
4.1.2 Prosedur Pengujian .....	37
4.1.3 Hasil Pengujian .....	37
4.2 Pengujian Alat Keseluruhan Pada Pengukuran Tekanan Darah .....	38
4.3 Data Percobaan Alat .....	39
4.4 Analisa Pengujian .....	39
<b>BAB V. PENUTUP .....</b>	<b>41</b>
5.1 Kesimpulan .....	41
5.2 Saran .....	42
<b>DAFTAR PUSTAKA .....</b>	<b>43</b>

## DAFTAR GAMBAR

No	Keterangan Gambar	Hal
1	Rangkaian Kondensor .....	7
2	Op – Amp Lm 386 .....	7
3	Schimit Trigger .....	8
4	Rangkaian LDR .....	8
5	Pin ADDA PCF 8591 .....	9
6	Diagram Blok AT89S51 .....	11
7	Konfigurasi Pin AT89S51 .....	12
8	Rangkaian Pewaktuan Dengan Osilator Internal .....	13
9	Struktur Memori MCS – 51 .....	15
10	RAM AT89S51 .....	16
11	Special Fungtion Register AT89S51 .....	18
12	Rangkaian Power On Reset .....	20
13	Pin LCD .....	21
14	Blok Diagram .....	23
15	Rangkaian Sensor .....	24
16	Rangkaian LDR .....	26
17	Rangkaian ADDA PCF 8591 .....	28
18	Rangkaian – Rangkaian Mikrokontroler AT89S51 .....	29
19	Rangkaian Pewaktuan .....	30
20	Rangkaian LCD .....	31

21	Diagaram Alir Program .....	34
22	Hasil Pengujian Sensor Suara Analog Pada Osiloskop dengan Volt/DIV adalah V/DIV .....	35
23	Hasil Pengujian Sensor Suara Digital Pada Osiloskop dengan Volt/DIV adalah V/DIV .....	35
24	Hasil Pengujian Alat Pengukur Tekanan Darah .....	38

## DAFTAR TABEL

No	Keterangan Tabel	Hal
1.	Fungsi PIN ADDA PCF 8591 .....	10
2.	Pengaturan RSO – RSI Bank Register .....	16
3.	Spesial Fungsi Register .....	17
4.	Alamat Sumber Interupsi .....	19
5.	Fungsi Terminal .....	21
6.	Klasifikasi Tekanan Darah Orang Dewasa .....	23
7.	ata Percobaan Alat .....	39
8.	Rangkaian Perhitungan Persentase Kesalahan .....	40

## BAB I

### PENDAHULUAN

#### 1.1 Latar Belakang

Sebagian besar instrumen - instrumen medis di rumah sakit umum digunakan untuk mengukur keluhan - keluhan dari si pasien. Misalnya di rumah sakit tertentu mengukur tekanan darah tetapi penggunaan alat pengukurannya masih bersifat manual sehingga ke efektifitas dalam pengukurannya masih kurang. Dalam hal ini tekanan darah sangat bermanfaat bagi seorang dokter untuk menentukan penyakit – penyakit yang mungkin di derita oleh seorang pasien. Dengan adanya perkembangan teknologi yang semakin maju dan modern, teknologi tercipta untuk membantu meringankan pekerjaan manusia.

Pada manusia normalnya range kondisi tekanan darah Diastole 80 mmHg dan kondisi systole 120 mgHg. Untuk dapat mendukung alat ini kami menggunakan mikrokontroler AT89S51, terlihat bahwa mikrokontroler AT89S51 memiliki banyak fitur yang menguntungkan. Dipakainya *downloadable flash memori* memungkinkan mikrokontroler ini bekerja sendiri tanpa di perlukan tambahan *chip* lainnya. Sementara *flash memorynya* mampu di program hingga seribu kali.

Sensor yang di pakai ialah berupa kondensor yang di gunakan sebagai pembangkit frekwensi yang sangat kecil. Kondensor merupakan suatu mikropone yang mengkorversi gelombang suara ke dalam sinyal listrik. Yang nantinya akan di kuatkan oleh Amplifier. Selain itu alat ini juga menggunakan sensor LDR, yaitu

sebuah tranduser yang mengubah intesitas cahaya menjadi besaran listrik dengan perubahan resistansinya.

### **1.2 Rumusan Masalah**

Dengan melihat dan memperhatikan latar belakang dari perancangan tekanan darah di atas maka di dapat rumusan masalah sebagai berikut :

1. Bagaimana pembuatan simulasi untuk pembuatan pengukuran tekanan darah ?
2. Bagaimana menggunakan mikrokontroler ATMEL AT89S51 yang digunakan untuk mengontrol semua instrumen ?
3. Bagaimana merencanakan dan membuat sensor suara untuk mendeteksi denyut jantung ?

### **1.3 Tujuan**

Tujuan penulisan untuk membuat alat pengukur tekanan darah secara digital agar dapat digunakan dengan mudah oleh para pengguna atau para medis dalam pengukuran tekanan darah sehingga dapat mengurangi kesalahan pengukuran yang dilakukan dengan menggunakan peralatan yang masih bersifat manual.

### **1.4 Batasan Masalah**

Agar permasalahan yang akan dibahas ini lebih terarah, maka tugas akhir ini dibatasi hanya pada hal – hal berikut :

1. Hal – hal yang akan diperhatikan dan dipantau adalah tekanan darah pasien normal.

2. Kurang mendetail membahas tentang frekuensi.
  3. Penguatan yang digunakan adalah LM386, di gunakan untuk menguatkan tegangan sebesar 200 kali dari tegangan semula.
- perbaikan  
menguatkan*

### 1.5 Metodologi Penelitian

Metode penelitian atau langkah – langkah yang dilakukan untuk menyelesaikan tugas akhir ini, dapat dilalui melalui tahapan – tahapan sebagai berikut :

1. Survei literature yang mempelajari teori – teori yang berkaitan mengenai cara kerja komponen – komponen yang digunakan dalam perancangan dan pembuatan alat pengukur tekanan darah digital berbasis MK AT89S51.
2. Perancangan dan pembuatan alat untuk mengaplikasikan pada sebuah alat dari dasar – dasar teori penunjang.
3. Pelaksanaan uji coba alat dari hasil perancangan dan pembuatan alat pengukur tekanan darah dengan tampilan LCD berbasis MK AT89S51.
4. Penyusunan laporan menyimpulkan hasil perancangan dan pembuatan alat.

### 1.6 Sistematika Penulisan

Pada penulisan tugas akhir ini, ditulis sedemikian rupa sehingga diperoleh hubungan yang jelas antara bagian yang satu dengan bagian yang lainnya, maka diperlukan sistematika penulisan sebagai berikut :

- Bab I : Merupakan pendahuluan yang berisi tentang latar belakang permasalahan, tujuan, metodologi pembahasan dan sistematika penulisan.
- Bab II : Membahas teori penunjang yang membahas teori dasar tentang mikrokontroler dan teori dasar tentang peralatan elektronika pendukung lainnya dalam perancangan tugas akhir ini.
- Bab III : Membahas tentang Metodologi penelitian.
- Bab IV : Membahas tentang pengujian alat.
- Bab V : Merupakan bagian penutup yang berisi kesimpulan dan saran dari hasil tugas akhir ini.

## BAB II

# TEORI PENUNJANG

### 2.1 Jantung

Jantung dalam tubuh manusia berfungsi untuk memompa darah yang mengandung oksigen (  $O_2$  ) ke seluruh sistem sirkulasi. Sistem sirkulasi ini terbentuk dari saluran – saluran pembuluh nandi ( arteri ), pembuluh balik ( vena ) dan pembuluh kapiler. Jantung secara fisis terdiri dari empat buah ruang, yaitu dua buah ruang serambi ( atrium ) dan dua buah bilik ( ventrikel ). Ruang ini diisi oleh darah pada saat ekspansi dan dikosongkan pada saat kontraksi. Terjadinya kontraksi pada dinding ventrikel ini dikenal dengan istilah *systole*, kemudian diikuti oleh proses ekspansi pada dinding ventrikel yang dikenal dengan istilah *diastole*, dan dilanjutkan dengan proses relaksasi. Setelah masa istirahat (relaksasi) kemudian jantung mengalami kembali *sistole* dan *diastole* begitu proses seterusnya.

### 2.2 Tekanan Darah

Dalam sistem sirkulasi darah, tekanan darah merupakan parameter yang sangat penting, karena selalu diperlukan untuk daya dorong mengalirnya darah di dalam pembuluh arteri, arteriola, kapiler dan sistem vena. Dengan adanya aktifitas jantung, maka terjadilah aliran darah dari pembuluh vena ke pembuluh arteri pada sistem sirkulasi tertutup.

Tekanan darah biasanya diukur secara tidak langsung menggunakan sfigmomanometer raksa / jarum dan metode dengar bunyi atau metode auskultasi.

Sebelum pengukuran dilakukan, pasien sebaiknya duduk beberapa menit dalam ruangan sepi pada kursi yang sandarannya nyaman. Tekanan pada saat bunyi pertama kali terdengar atau pada waktu jantung mengucup itulah tekanan darah sistolik ( TDS = SBP = Systolic Blood Pressure ), tekanan darah diastolik ( TDD ) ialah tekanan pada saat bunyi hilang atau pada saat jantung mengendor (fase V).


Tekanan darah sistolik dan diastolik pada orang dewasa sangat bervariasi yaitu berkisar antara 95 mmHg – 140 mmHg, tekanan ini dapat meningkat dengan bertambahnya usia. Dilain pihak tekanan diastolik berkisar antara 60 mmHg – 90 mmHg. Namun tekanan darah normal biasanya berkisar antara 120 mmHg untuk tekanan sistolik dan 80 mmHg untuk tekanan diastolik. Tekanan darah normal dipengaruhi oleh beberapa faktor antara lain usia, jenis kelamin, perjalanan waktu dalam sehari semalam yang membentuk perubahan tekanan darah.

## 2.3 SENSOR 1

### 2.3.1 Kondensor

Kondensor merupakan suatu mikrofon yang mengkonversi gelombang suara ke dalam sinyal listrik. Sekat rongga yang bergetar menyebabkan suatu komponen listrik menghasilkan aliran arus keluaran pada suatu frekwensi yang sebanding gelombang suara itu. Out put dari kondensor berupa tegangan yang sangat rendah yang nantinya akan di kuatkan oleh amplifier.

---




**Gambar 2.1 Rangkaian Kondensor**

Sumber : Laporan Tugas Akhir, Andik Winanto, 2004

### 2.3.2 Pre Amplifier

Pada perancangan ini digunakan amplifier dengan seri LM 386, dimana Op-Amp ini digunakan dalam tegangan yang rendah, dan bisa juga di gunakan batrei sebagai sumber tegangannya, tegangan yang disupplynya sekitar 6V, hanya saja untuk Op-Amp ini di tambahkan kapasitor dan resistor pada kaki 1 dan 8 yang akan sangat kompetibel dengan penguatan yang dihasilkan antara 20 sampai 200 kali.



**Gambar 2.2 Op-Amp LM 386**


Sumber : [www.national.com](http://www.national.com)

### 2.3.3 Komparator Regeneratif ( Schmitt Trigger )

Komparator regeneratif merupakan suatu rangkaian yang menunjukkan terjadinya histeresis, yaitu suatu perbedaan besar tegangan pindah pada saat tegangan masuk naik dan tegangan masuk turun. Komparator regeneratif ini juga memiliki input tegangan dengan batas maksimum yaitu UTL (upper trigger level )

sebesar 1.8V dan batas minimum yaitu LTL ( lower trigger level) sebesar 1.0V yang berbentuk gelombang sinusoidal atau gelombang sembarang.

Salah satu kegunaan dari penyulut Schmitt Trigger adalah untuk mengubah tegangan yang berubah lambat menjadi bentuk gelombang keluaran yang berubah cepat bahkan sangat mendadak dan menghasilkan gelombang yang berbentuk persegi dari sinyal masukan yang sembarang atau sinusoidal.



**Gambar 2.3 Trigger**

Sumber : Sutanto - Rangkaian Elektronika

#### 2.4 SENSOR 2

##### 2.4.1 LDR *(Pada saat di tutup apakah LDR tetap/LED terang atau gelap?)*

LDR adalah suatu komponen yang peka terhadap cahaya. Di gunakan untuk mengemudikan sebuah rangkaian pada perubahan kekuatan cahaya Prinsip kerjanya yaitu apabila permukaan LDR terkena cahaya maka resistansinya akan berkurang dan apabila permukaannya di tutup, maka resistansinya akan lebih besar. Pencahayaan yang di gunakan adalah lampu LED, di mana LDR di sini di pakai dalam penentu putaran jarum pada jarum penunjuk tekanan darah.




**Gambar 2.4 Rangkaian LDR**

Sumber : Buku Pelajaran Elektronika Jilid 1, Erlangga, 1982

## 2.5 ADDA PCF 8591

ADDA merupakan Analog Input Output add-on board untuk 89C51 Development Tools DT51 menggunakan I<sup>2</sup>C-bus. DT51 I<sup>2</sup>C ADDA digunakan untuk mengubah sinyal analog menjadi digital atau sebaliknya. Spesifikasi yang dimiliki oleh DT51 I<sup>2</sup>C ADDA adalah :

1. Kompatibel penuh dengan 89C51 development Tools DT51.
2. Hanya perlu dua jalur kabel untuk interface dengan mikrokontroler.
3. Analog input 4 channel 8 bit.
4. Digital output 1 channel 8 bit.
5. Input range tegangan 0 V – 2,5 V.
6. Spesifikasi ADDA PCF 8591 adalah 10mV/bit.



Gambar 2.5 Pin ADDA PCF 8591

Sumber : [www.datasheetarchive.com](http://www.datasheetarchive.com)

Dengan rumus :

$$N = \frac{V_{Ain}}{2,5} \times 256$$

**Tabel 2.1**  
**Fungsi Pin ADDA PCF 8591**

SYMBOL	PIN	DESCRIPTION
AIN0	1	
AIN1	2	
AIN2	3	analog inputs (A/D converter)
AIN3	4	
A0	5	
A1	6	hardware address
A2	7	
V <sub>SS</sub>	8	negative supply voltage
SDA	9	I <sup>2</sup> C-bus data input/output
SCL	10	I <sup>2</sup> C-bus clock input
OSC	11	oscillator input/output
EXT	12	external/internal switch for oscillator input
AGND	13	analog ground
V <sub>REF</sub>	14	voltage reference input
AOUT	15	analog output (D/A converter)
V <sub>DD</sub>	16	positive supply voltage

## 2.6 Mikrokontroler AT89S51


Mikrokontroler AT89S51 merupakan salah satu produk buatan ATMEL. Adapun fitur kelebihan dari mikrokontroler ATMEL AT89S51 antara lain sebagai berikut :

1. 4K byte *Downloadable Flash Memori*
2. 256 byte RAM internal
3. 32 I/O yang dapat dipakai semua
4. 2 buah *Timer / Counter* 16 bit
5. *Programmable UART (serial port)*
6. *SPI Serial Interface*
7. *Programmable Watchdog Timer*
8. *Dual Data Pointer ( DPTR )*
9. Frekuensi kerja 0 sampai 24 MHz
10. Tegangan operasi 2,7 sampai 6 volt

Terlihat bahwa mikrokontroler Atmel AT89S51 memiliki banyak fitur yang menguntungkan. Dipakainya *downloadable flash memori* memungkinkan mikrokontroler ini bekerja sendiri tanpa diperlukan tambahan *chip* lainnya. Sementara *flash* memorinya mampu diprogram hingga seribu kali. Hal lain yang menguntungkan adalah sistem pemrograman menjadi lebih sederhana dan tidak

memerlukan rangkaian yang rumit seperti rangkaian untuk memrogram produk Atmel yang lainnya yaitu AT89C51.

Adapun blok diagram dari mikrokontroler AT89S51 adalah sebagai berikut :



**Gambar 2.6 Diagram Blok AT89S51**

Sumber: [www.atmel.com](http://www.atmel.com)

### 2.6.1 Fungsi Pin AT89S51

AT89S51 mempunyai pin sebanyak 40 pin dengan konfigurasi sebagai berikut:


(T2) P1.0	1	40	VCC
(T2 EX) P1.1	2	39	P0.0 (AD0)
P1.2	3	38	P0.1 (AD1)
P1.3	4	37	P0.2 (AD2)
(MOSI) P1.4	5	36	P0.3 (AD3)
(MSDO) P1.5	6	35	P0.4 (AD4)
(SCK) P1.6	7	34	P0.5 (AD5)
(SIO) P1.7	8	33	P0.6 (AD6)
RST	9	32	P0.7 (AD7)
(RxD) P3.0	10	31	EA/VPP
(TXD) P3.1	11	30	ALE/PROG
(INT0) P3.2	12	29	PSER
(INT1) P3.3	13	28	P2.7 (A15)
(T0) P3.4	14	27	P2.6 (A14)
(T1) P3.5	15	26	P2.5 (A13)
(WR) P3.6	16	25	P2.4 (A12)
(RD) P3.7	17	24	P2.3 (A11)
XTAL2	18	23	P2.2 (A10)
XTAL1	19	22	P2.1 (A9)
GND	20	21	P2.0 (A8)

**Gambar 2.7 Konfigurasi Pin AT89S51**

Sumber: [www.atmel.com](http://www.atmel.com)

Fungsi kaki-kaki AT89C51 adalah:

- Port 1 (Pin 1..8), berfungsi sebagai port I/O biasa.
- Pin 9 (*RST*), pulsa transisi dari rendah ke tinggi yang diumpulkan ke pin *RST* akan mereset AT89C51. Pin ini dihubungkan dengan rangkaian *power on reset*.
- Port 3 (Pin 10..17), port paralel 8 bit dua arah yang memiliki fungsi pengganti. Fungsi pengganti meliputi TXD (*Transmit Data*), RXD (*Receive Data*), *INT0* (*Interrupt 0*), *INT1* (*Interrupt 1*), T0 (*Timer 0*), T1 (*Timer 1*), *WR* (*Write*), *RD* (*Read*). Apabila fungsi pengganti tidak digunakan, pin-pin ini dapat digunakan sebagai port I/O biasa.
- Pin 18 (XTAL1), merupakan pin masukan ke rangkaian osilator internal. Osilator kristal dan sumber osilator luar dapat digunakan.
- Pin 19 (XTAL2), merupakan pin masukan ke rangkaian osilator internal. Pin ini dipakai bila menggunakan osilator kristal.



**Gambar 2.8 Rangkaian Pewaktuan dengan Osilator Internal**

Sumber: [www.atmel.com](http://www.atmel.com)

- Pin 20 (*Ground*), dihubungkan ke  $V_{SS}$  atau *ground*.
- Port 2 (Pin 21..28), port paralel 8 bit dua arah, dapat digunakan sebagai *port I/O* 8 bit biasa dan digunakan untuk mengirim *upper byte* alamat <sup>v</sup>ila digunakan untuk mengakses memori eksternal.
- Pin 29 ( $\overline{PSEN}$ /Program Store Enable), merupakan pengontrol yang digunakan untuk mengakses program memori eksternal masuk ke dalam bus selama proses pemberian/pengambilan instruksi.
- Pin 30 (*ALE*), digunakan untuk menahan (*latch*) alamat memori eksternal selama pelaksanaan instruksi.
- Pin 31 ( $\overline{EA}$ ), bila pin diberikan logika tinggi, maka mikrokontroler akan melaksanakan instruksi dari *ROM/EPROM* internal. Bila diberikan logika rendah, mikrokontroler akan melaksanakan instruksi dari memori program luar.
- *Port 0* (Pin 32..39), merupakan *port* paralel 8 bit *open drain* dua arah. *Port 0* dapat digunakan sebagai *port I/O* biasa dan dapat juga

digunakan untuk memultiplek alamat dengan data pada waktu mengakses memori eksternal.


- Pin 40 (VCC), dihubungkan ke VCC (+5 volt).

### 2.6.2 Organisasi Memori Mikrokontroler AT89S51

Mikrokontroler MCS-51 memiliki pembagian ruang alamat untuk program dan data. Memori data diakses oleh alamat 8 bit, tetapi alamat data 16 bit juga dapat dihasilkan mikrokontroler melalui register DPTR (*Data Pointer Register*). Alamat data dan program yang bisa dialamatkan oleh mikrokontroler adalah sebesar 64 kilobyte yaitu dari alamat 0000<sub>H</sub>-FFFF<sub>H</sub>.

$\overline{PSEN}$  adalah sinyal yang digunakan untuk pembacaan memori program eksternal. Mikrokontroler MCS-51 mempunyai dua buah alternatif untuk pembacaan memori program yaitu internal dan eksternal. Pembacaan memori program eksternal dengan men-set pin  $\overline{EA}$  pada logika 0 dan pembacaan memori program internal pin  $\overline{EA}$  diset pada logika 1.

Adapun struktur dari memori mikrokontroler MCS 51 ditunjukkan dalam Gambar 2.9 berikut.



**Gambar 2.9 Struktur Memori MCS-51.**  
Sumber: Data Sheets AT89S51

AT89S51 memiliki *RAM* internal 256 byte ( $00_H$ - $7F_H$ ) yang dapat digunakan untuk menampung data-data yang diperlukan dalam pemrograman. *RAM* internal tersebut dapat diklasifikasikan sebagai berikut : 80 byte *general purpose* ( $30_H$ - $7F_H$ ), 32 byte ( $00_H$  –  $1F_H$ ) sebagai *register bank* yang dapat dimanfaatkan seperti *RAM* biasa, dan 16 byte ( $20_H$ - $2F_H$ ) *bit addressable*.

Byte	Alamat Bit
Address	Bit Address
7F	GENERAL PURPOSE RAM (RAM UNTUK SEDALA KEPERLUAN)
30	7F 7E 7D 7C 7B 7A 79 78
2F	77 76 75 74 73 72 71 70
2E	6F 6E 6D 6C 6B 6A 69 68
2D	67 66 65 64 63 62 61 60
2C	5F 5E 5D 5C 5B 5A 59 58
2B	57 56 55 54 53 52 51 50
2A	4F 4E 4D 4C 4B 4A 49 48
29	47 46 45 44 43 42 41 40
28	3F 3E 3D 3C 3B 3A 39 38
27	37 36 35 34 33 32 31 30
26	2F 2E 2D 2C 2B 2A 29 28
25	27 26 25 24 23 22 21 20
24	1F 1E 1D 1C 1B 1A 19 18
23	17 16 15 14 13 12 11 10
22	1F 0E 0D 0C 0B 0A 9 8
21	7 6 5 4 3 2 1 0
20	
1F	REGISTER BANK 3
18	
17	REGISTER BANK 2
10	
0F	REGISTER BANK 1
8	
7	Default Register Bank Untuk RS0-RS1
0	

**Gambar 2.10 RAM AT89S51**Sumber: [www.atmel.com](http://www.atmel.com)

**Tabel 2.2**  
**Pengaturan RS0-RS1 Bank Register**

RS1	RS0	Register Bank Select Bits
0	0	Bank 0
0	1	Bank 1
1	0	Bank 2
1	1	Bank 3

### 2.6.3 SFR (*Special Function Registers*) / Register Fungsi Khusus

Register Fungsi Khusus terletak pada 128 Byte bagian atas memori data internal dan berisi register – register untuk pelayanan latch port, timer, program status word, control peripheral, dan sebagainya. Alamat register fungsi khusus ini ditunjukan pada tabel dibawah ini :

**Tabel 2.3 Special Function Register**

<b>Simbol</b>	<b>Nama Register</b>	<b>Alamat</b>
ACC	Accumulator	E0H
B	Register B	F0H
PSW	Program Status Word	D0H
SP	Stack Pointer	81H
DPL	Bit Rendah	82H
DPH	Bit Tinggi	83H
P0	Port 0	80H
P1	Port 1	90H
P2	Port 2	A0H
P3	Port 3	B0H
IP	Interrupt Priority Control	D8H
IE	Interrupt Enable Control	A8H
TMOD	Timer/Counter Mode Control	89H
TCON	Timer/Counter Control	88H
TH0	Timer/Counter 0 High Control	8CH
TL0	Timer/Counter 0 Low Control	8AH
TH1	Timer/Counter 1 High Control	8DH
TL1	Timer/Counter 1 LowControl	8BH
SCON	Serial Control	98H
SBUF	Serial Data Buffer	99H
PCON	Power Control	87H

Sumber : Data Sheet Atmel AT89S51

Beberapa macam register fungsi khusus yang sering digunakan adalah sebagai berikut :

1. *Accumulator* (ACC) merupakan register untuk penambahan dan pengurangan. Untuk mengakses akumulator disederhanakan sebagai A.
2. *Register B* Merupakan register khusus yang bersfungsi melayani operasi perkalian dan pembagian.
3. *Stack Pointer* (SP) merupakan register 8 bit yang dapat diletakkan di alamat manapun pada RAM internal.

4. 2 Data Pointer (DPTR) terdiri atas dua register, yaitu byte untuk tinggi (Data Pointer High, DPH) dan byte rendah (Data Pointer Low, DPL) yang berfungsi untuk mengunci alamat 16 Bit.
5. Port 0 sampai Port 3 merupakan register yang berfungsi untuk membaca dan mengeluarkan data pada port 0,1,2,3. Masing – masing register ini dapat dialamati per-byte maupun per-bit
6. Control Register terdiri dari register yang mempunyai fungsi kontrol. Untuk mengontrol sistem intrupsi, terdapat dua register khusus, yaitu register IP (*Interrupt Priority*) dan Register IE (*Interrupt Enable*). Untuk mengontrol pelayanan timer/counter terdapat register khusus, yaitu register TCON (*Timer/Counter Control*) serta pelayanan port serial menggunakan register SCON (*Serial Port Control*).

Byte Address	Alamat Bit Address	
FF	F7 F6 F5 F4 F3 F2 F1 F0	B
F0	E7 E6 E5 E4 E3 E2 E1 E0	Acc
E0	D7 D6 D5 D4 D3 D2 - D0	PSW
D0	- - - BC BBB BA B9 B8	IP
B8	B7 B6 B5 B4 B3 B2 B1 B0	P3
B0	AF . . AC AB AA A9 A8	IE
A8	A7 A6 A5 A4 A3 A2 A1 A0	P2
A0	not bit addersable	SBUF
98	9F 9E 9D 9C 9B 9A 99 98	SCON
90	97 96 95 94 93 92 91 90	P1
80	not bit addersable	TH1
8C	not bit addersable	TH0
88	not bit addersable	TL1
8A	not bit addersable	TL0
89	not bit addersable	TMOD
88	BF BE BD BC BB BA B9 B8	TCON
87	not bit addersable	PCON
83	not bit addersable	DPH
82	not bit addersable	DPL
81	not bit addersable	SP
80	87 86 85 84 83 82 81 80	PD

Gambar 2.11 Special Function Registers AT89S51

Sumber: [www.atmel.com](http://www.atmel.com)

#### 2.6.4 Sistem Interupsi

Mikrokontroler AT89S51 mempunyai 5 buah sumber interupsi yang dapat membangkitkan permintaan interupsi, yaitu INT0, ITN1,T0,T1 dan Port Serial. Saat terjadinya interupsi, maka mikrokontroler secara otomatis akan menuju ke subrutim pada alamat tersebut. Setelah interupsi selesai dikerjakan, mikrokontroler akan mengerjakan program semula. Tiap – tiap sumber interupsi dapat *enable* atau *disable* secara software.

Tingkat prioritas semua sumber dapat diprogram sendiri – sendiri dengan set atau clear bit pada (*Interrupt Priority*). Jika dua permintaan interupsi dengan tingkat prioritas yang berbeda diterima secara bersamaan, permintaan interupsi dengan prioritas yang sama diterima bersamaan, akan dilakukan poling untuk menentukan mana yang akan dilayani.

**Tabel 2.4 Alamat Sumber Interupsi**


Sumber Interupsi	Alamat Awal
Interupt Luar 0 (INT 0)	03H
Pewaktu / Pencacah 0 (T0)	0BH
Interupt Luar 1(INT 0)	13H
Pewaktu / Pencacah 1 (T1)	01H
Port Serial	23H
Power On Reset	00H

(Sumber : Data Sheet Atmel AT89S51)

#### 2.6.5 Reset

Rangkaian *Power On Reset* diperlukan untuk mereset mikrokontroler secara otomatis setiap catu daya dinyalakan. Ketika catu daya diaktifkan, rangkaian reset akan menahan logika tinggi pada penyemal RST dengan jangka waktu yang ditentukan oleh lamanya pengosongan muatan kapasitor. Untuk

keabsahan reset, logika tinggi harus bertahan lebih lama dari dua siklus mesin ditambah waktu hidup (*start on*) osilator.



**Gambar 2.12 Rangkaian Power On Reset**

Sumber: [www.atmel.com](http://www.atmel.com)


## 2.7 LCD (*Liquid Crystal Dispplay*)

Dalam perancangan ini digunakan LCD ( Liquid Crystal Display ) tipe M1632 yaitu sebuah LCD dot matrix 16 x 2 baris dengan konsumsi daya rendah. Adapun fitur dari LCD tipe M1632 ini adalah sebagai berikut :

1. 16 Karakter, 2 baris LCD dot matrik
2. Karakter generator ROM untuk 192 karakter
3. Data RAM display maksimum 80 karakter
4. Memungkinkan antarmuka dengan 4 bit datassss atau 8 bit data
5. +5 V single power supply.

**Tabel 2.5 Fungsi terminal**

Nama Signal	No. Terminal	I/O	Fungsi
DB0-DB3	4	I/O	Data bus 4 bit bawah. Bus ini dipakai untuk membaca atau menulis data. Jika interface data menggunakan 4 bit maka signal ini tidak digunakan.
DB4 - DB7	4	I/O	Data bus 4 bit atas. Bus idata ini dipakai untuk membaca atau menulis.
E	1	I	Enable Signal. Signal untuk mengaktifkan tulis data atau baca data.
R/W	1	I	Signal pemilih mode read atau write 0 : Write 1 : Read
RS	1	I	Register selection signal 0 : Instruction register ( read ) 1 : Data register ( write and read )

Sumber : [www.delta-electronic.com](http://www.delta-electronic.com)**Gambar 2.13 Pin LCD**Sumber : [www.delta-electronic.com](http://www.delta-electronic.com)

## **BAB III**

### **METODOLOGI PENELITIAN**

#### **3.1 Studi Literatur**

Tekanan darah adalah menunjukkan keadaan di mana tekanan yang dikenakan oleh darah pada pembuluh arteri ketika darah dipompa oleh jantung ke seluruh anggota tubuh. Tekanan darah dapat dilihat dengan mengambil dua ukuran dan biasanya ditunjukkan dengan angka seperti berikut - 120 /80 mmHg. Angka 120 menunjukkan tekanan pada pembuluh arteri ketika jantung berkontraksi yang disebut dengan tekanan sistolik. Angka 80 menunjukkan tekanan ketika jantung sedang berrelaksasi. Yang disebut dengan tekanan diastolik. Dari survey yang telah dilakukan dapat Tips pengukuran tekanan darah yang benar :

1. Duduk yang nyaman dan letakkan lengan Anda dekat dan sejajar dengan posisi jantung.
2. Tarik nafas dalam-dalam 5 sampai 6 kali sebelum pengukuran.
3. Jangan bergerak atau bicara selama pengukuran.
4. Istirahatkan 5 sampai 10 menit antara pengukuran pertama dan selanjutnya.


**Table 3.1 Klasifikasi Tekanan Darah Orang Dewasa**

Kategori	Tekanan Darah Sistolik	Tekanan Darah Diastolik
Rendah	Di bawah 99 mmHg	Di bawah 69 mmhg
Normal Minimal	100 – 119 mm Hg	70 – 79 mm Hg
Normal Ideal	120 – 139 mm Hg	80 – 89 mm Hg
Normal Maximal	140 – 149 mm Hg	90 – 99 mm Hg
Stadium 1 (Hipertensi Ringan)	150 – 159 mm Hg	100 – 109 mmhg
Stadium 2 (Hipertensi Sedang)	160 – 179 mm Hg	110 – 119 mmhg
Stadium 3 (Hipertensi Berat)	180 – 209 mm Hg	120 – 129 mmhg
Stadium 4 (Hipertensi Maligna)	210 mm Hg atau lebih	130 mmhg atau lebih

Sumber : HKKI ( Himpunan Kimia Klinik Indonesia ) 2007

### 3.2 Perencanaan dan pembuatan alat


Perancangan dan pembuatan alat pengukur tekanan darah dengan tampilan LCD berbasis mikrokontroler AT89S51. Adapun blok diagram alat ini adalah sebagai berikut :

**Gambar 3.1 Blok Diagram**

Dari blok diagram diatas dapat dijelaskan dari masing – masing blok sebagai berikut:

### 1. Sensor I

Sensor atau inputan ini berfungsi untuk mendeteksi jumlah denyut persatuan waktu, dimana digunakan stetoskop sebagai pendeksnnya. Selanjutnya Mic disini berupa codensor yang dipasang pada selang stetoskop, dimana stetoskop akan menerima suara yang berupa suara detak jantung pada pengukuran denyut jantung dan detak nadi pada pengukuran tekanan darah. Output dari kondensor berupa tegangan. Amplifier merupakan suatu penguatan yang menguatkan outputan kondensor, yang dimana hasil dari penguatan tersebut dapat diterima oleh mikrokontroler melalui proses pentriggeran terlebih dahulu dengan range tegangan 0 - 5 V.



**Gambar 3.2 rangkaian sensor 1**

Untuk perhitungan low pass :

$$R_1 = R_2 = R_f = 47 \text{ k}\Omega$$

$$C_1 = \frac{1}{2} C_3$$

$$C_2 = 2 C_3$$

$$C_3 = \frac{1}{\omega_c R}$$

$$C_3 = \frac{1}{2 \times 3.14 \times 350 \times 47000}$$

$$C_3 = 10 \text{ nF}$$

$$C_2 = 20 \text{ nF}$$

$$C_1 = 5 \text{ nF}$$

Untuk Perhitungan Schmitt Trigger :

$$T = 100 \mu\text{s} \quad C = 10 \mu\text{F}$$

$$T = \frac{1}{1.1 \times 2\pi C}$$

$$100 = \frac{1}{1.1 \times 2 \times 3.14 \times R \times 10^{-5}}$$

$$R = \frac{1}{1.1 \times 2 \times 3.14 \times 100 \times 10^{-5}}$$

$$R = \frac{1}{0.006908}$$


$$R = 144.7$$

$$R = 150 \Omega$$

## 2. Sensor II

Sensor yang digunakan adalah LDR, yaitu sebuah tranducer yang mengubah intensitas cahaya menjadi besaran listrik dengan perubahan resistansinya. Prinsip kerjanya, apabila permukaan LDR terkena cahaya maka resistasinya akan berkurang dan apabila permukaan ditutup maka resistansinya akan lebih besar.

Pencahayaan yang digunakan adalah lampu led. Dimana LDR disini dipakai dalam penentuan putaran jarum pada penunjuk jarum penunjuk tekanan darah. Setelah itu akan dihubungkan dengan ADDA PCF 8591 yang berfungsi untuk mengubah sinyal analog menjadi digital yang akan diproses selanjutnya pada mikrokontroler.



Gambar 3.3 Rangkaian LDR

## 3. Mikrokontroler AT89S51

AT89S51 disini berfungsi sebagai pengontrol semua sistem yang ada pada pembuatan alat termometer badan ini.

#### 4. Push Button


Push button bersfungsi untuk memilih sensor mana yang akan diaktifkan atau bekerja.


#### 5. Display

Display yang digunakan disini adalah LCD tipe M1632 yaitu sebuah LCD dot matrix  $16 \times 2$  baris dengan konsumsi daya rendah. Dimana LCD disini berfungsi sebagai penampil data yang kita peroleh dalam mengukur tekanan darah seseorang.

### 3.3 Perencanaan Rangkaian ADDA PCF8591

Agar nilai yang dikeluarkan oleh sensor LDR dapat dibaca oleh mikrokontroler AT89S51, nilai tegangan tersebut harus diubah menjadi bentuk data digital 8 bit. Untuk itu digunakan konverter analog ke digital atau digital to analog (ADDA). Type yang dipakai dalam perancangan ini adalah type ADDA PCF8591 yang merupakan ADC dengan empat inputan analog yang dimultiplex menjadi data 8 bit digital.





**Gambar 3.4 Rangkaian ADDA PCF8591**

Sumber : [www.datasheetarchive.com](http://www.datasheetarchive.com)


### 3.4 Mikrokontroler AT89S51

Mikrokontroler AT89S51 adalah suatu chip IC yang terdiri dari 40 pin, dalam perancangan alat ini pin – pin yang digunakan adalah sebagai berikut :

1. Port 2.0 sampai 2.1 merupakan port yang digunakan sebagai data input dari ADDA PCF8591.
2. Port 1.0 sampai port 1.3 merupakan port yang digunakan oleh LCD.
3. Port 2.2 merupakan pin inputan dari data trigger.
4. Port 2.4 merupakan push button.
5. Pin 9 ( Reset), reset aktif tinggi terhubung dengan rangkaian power on reset dan jika diaktifkan mereset mikrokontroler AT89S51.

$$VR_2 = \frac{R2 \times V_{CC}}{R1 + R2} = 4,94 \text{ volt. (Pada saat saklar ditekan maka akan high.)}$$

6. Pin 20 digunakan sebagai ground.
7. Pin 40 digunakan sebagai VCC sumber.




Gambar 3.5 Rangkaian Mikrokontroler AT89S51

### 3.5 Sistem Pewaktuan Mikrokontroler

Kecepatan proses yang dilakukan oleh mikrokontroler ditentukan oleh sumber *clock* (pewaktuan) yang mengendalikan mikrokontroler tersebut. Sistem yang dirancang ini akan menggunakan osilator internal yang sudah tersedia di dalam chip mikrokontroler. Untuk menentukan frekuensi osilitornya cukup dengan cara menghubungkan kristal pada pin XTAL1 dan XTAL2 serta dua buah kapasitor ke ground. Besar kapasitansinya dengan spesifikasi pada lembar data mikrokontroler yaitu 30 pF.

Pemilihan besar frekuensi kristal disesuaikan dengan pemilihan kecepatan yang diharapkan untuk transfer data melalui pin *serial interface* mikrokontroler tersebut. Dengan memakai kristal 11,059 MHz, maka satu siklus mesin

membutuhkan waktu selama  $1,08 \mu\text{detik}$  atau  $\frac{1}{11,059} \times 12$  periode.



**Gambar 3.6 Rangkaian Pewaktuan**

Sumber : [www.atmel.com](http://www.atmel.com)

### 3.6 Perencanaan Sensor Sistole Diastole Per Satuan Waktu

Sensor ini merupakan sutau rangkaian yang digunakan untuk mengukur tekanan darah. Prinsip kerja dari alat ini adalah untuk menghasilkan tegangan, dimana tegangan yang dihasilkan tergantung dari besarnya resistor pada LDR.

$$\text{Dengan rumus } V_{out} = \frac{R_{bottom}}{R_{bottom} + R_{top}} \times V_{in}$$

### 3.7 Perencanaan Sensor Jumlah Denyut Per Satuan Waktu


Dalam perencanaan tranduser ini dirancangn suatu alat yang dapat mendeteksi denyut jantung dan detak nadi, dimana semuanya itu menjadi satu kesatuan dalam perancangan saat ini. Pendeksi suara yang digunakan adalah stetoskop, dari stetoskop itu akan didapatkan suara detak nadi dan denyut jantung yang berupa frekuensi suara, dari outputan stetoskop akan dimasukan atau sebagai inputan bagi kondensor, kondensor akan merubah menjadikan tegangan, setelah itu baru dikuatkan dengan penguat LM386 yang penguatanya bisa mencapai

sampai 200 kali, hal ini dilakukan agar komparator regeneratif ( Schmitt Trigger ) dapat membuat pulsa atau clock.

### 3.8 Perencanaan LCD

Dalam aplikasi ini menggunakan sebuah layar LCD (*Liquid Crystal Display*) yaitu jenis M1632 yang merupakan LCD dua baris dengan setiap barisnya terdiri atas 16 karakter. Masukan yang diperlukan untuk mengendalikan modul ini berupa bus data yang masih termultiplek dengan bus alamat. Sementara pengendalian dot metrik LCD dilakukan secara internal oleh kontroler yang sudah terpasang pada modul LCD.

Rangkaian display ditunjukkan dalam Gambar 3.9. Saluran data DB<sub>0</sub> – DB<sub>7</sub> dihubungkan pada pin shift register. Sedangkan penyematan Enable dan RS dihubungkan pada port 1.0 dan port 1.1 mikrokontroler AT89S51. Penyematan V<sub>ee</sub> dihubungkan pada potensiometer 1 KΩ, untuk mengatur kecerahan LCD.




Gambar 3.7 Rangkaian LCD


Untuk menjalankan peralatan yang dirancang diperlukan perangkat lunak (software) yang disusun dengan flowchart dan ditulis dengan menggunakan bahasa assembler.

Program adalah kumpulan dari instruksi untuk mengendalikan atau mengoperasikan sistem perangkat keras (Hardware). Adapun softwarc-nya adalah sebagai berikut :

1. Membuat diagram alir (flowchart) dari program yang akan dibuat.
2. Mengubah diagram aliran tersebut ke dalam bahasa pemrograman.
3. Mengkomplikasikan program yang telah dibuat ke dalam memori, sampai menghasilkan program yang paling sesuai.
4. Kemudian memasukkan program yang telah selesai, berikut ini merupakan flowchart dari alat pengukur tekanan darah dengan tampilan LCD berbasis mikrokontroler AT89S51.

## FLOW CHART





Gambar 3.8 Diagram Alir Program

### 3.9 Pengujian sensor suara

#### 3.9.1 Tujuan

Pengujian senor ini bertujuan untuk mengetahui apakah sensor sudah bekerja sesuai dengan yang diharapkan.

#### 3.9.2 Peralatan yang digunakan


1. Power Suply
2. Osilator

#### 3.9.3 Hasil Pengujian Sensor Suara

Dari pengujian sensor di dapatkan hasil sebagai berikut :



Gambar 3.9 Hasil Pengujian sensor suara analog Pada Osilosope  
Dengan Volt/DIV adalah V/DIV



Gambar 3.10 Hasil Pengujian Sensor Suara Digital Pada Osilosope  
Dengan Volt/DIV adalah V/DIV

### 3.9.4 Analisa Pengujian

Sinyal suara yang di terima kondensor dari stetoskope adalah frekwensi rendah antara 0 – 4000 Hz. karena out putan kondensor sangat kecil sekali sekitar 0.015 volt, maka di kuatkan oleh Op – Amp lm 386 sebesar 200 kali maka di dapatkan tegangan sebesar 3 volt. hal ini di lakukan agar dapat memenuhi batasan schimit trigger antara 0 – 3 volt agar dapat di baca oleh schimit trigger. Out putan dari schimit trigger berupa high and low yang kemudian dapat di olah oleh mikrokontroler.

## **BAB IV**

### **PENGUJIAN ALAT DAN ANALISIS**

#### **4.1. Pengujian Sistem Secara Keseluruhan**

Bab ini membahas tentang pengujian dan analisis alat yang telah dibuat. Secara umum, pengujian ini bertujuan untuk mengetahui apakah sistem alat ukur yang di buat sudah sesuai dengan perencanaan awal yang telah ditetapkan.

##### **4.1.1. Peralatan Yang Digunakan**

1. Power supply
2. Stetoskop
3. Rangkaian lengkap alat pengukur tekanan darah berbasis mikrokontroler AT89S51.

##### **4.1.2. Prosedur Pengujian**

1. Alat – alat dirangkai lengkap seperti pada gambar rangkain total
2. Catu daya tegangan 5 Volt.
3. Membuat program yang di gunakan dalam pengujian mikrokontroler

##### **4.1.3. Hasil Pengujian**


Dari pengujian yang dilakukan akan didapatkan nilai – nilai pengukuran yang sangat sesuai dengan apa yang diharapkan. Yang pada akhirnya nilai yang

diperoleh adalah dalam bentuk digital. Hal ini membuktikan proses pengukuran dapat berjalan dengan baik. Walaupun terkadang ada error yang terjadi.

#### 4.2. Pengujian Alat Keseluruhan Pada Pengukuran Tekanan Darah

Pengujian alat ini adalah pengujian yang sangat sulit dilakukan, Karena pada kondisi ruangan yang tidak tenang atau ramai, akan menimbulkan error pada pengukuran, karena alat ini merupakan suatu pengembangan dari teori – teori sebelumnya. Range yang didapat dalam pengujian alat ini sangatlah ber variasi, tergantung umur, faktor keturunan, dan kebiasaan hidup.

Pengukuran biasanya dilakukan 1 sampai 2 kali. Hal ini dilakukan agar mendapatkan nilai – nilai yang mendekati kondisi si pasien. Dan nilai yang dipakai adalah nilai yang terendah. Hasil pengujian alat ini dapat dilihat pada gambar 4.1 dibawah ini.



Gambar 4.1 Hasil Pengujian Alat Pengukur Tekanan Darah.

#### 4.3. Data Percobaan Alat

Data percobaan alat di bawah ini menunjukkan perbandingan antara alat pengukur tekanan darah digital dengan alat pengukur tekanan darah analog. Data di bawah ini telah di periksa dan di setujui oleh pihak yang berwenang. Data percobaan di ambil dari beberapa orang, antara lain sebagai berikut :

**Tabel 4.1  
Data percobaan alat**

Nama	Umur (Thn)	Alat pengukur tekanan darah digital		Alat pengukur tekanan darah analog		Ket
		Systole ( mmhg )	Diastole ( mmhg )	Systole ( mmhg )	Diastole ( mmhg )	
Deny S	22	142	92	140	90	Normal max
Okta	22	96	65	90	60	Rendah
Rohmat	23	124	85	120	80	Normal ideal
Umar	24	113	76	110	70	Normal min
Ristanto	24	121	83	120	80	Normal ideal
Himawan	23	124	82	120	80	Normal ideal

#### 4.4. Analisa Pengujian

Dari percobaan di atas, dapat di analisa bahwa alat ini telah menghasilkan output yang sesuai dengan yang di inginkan. Keterangan yang muncul telah sesuai dengan nilai systole dan diastole, sesuai dengan program yang ada. Percobaan di atas juga memperlihatkan perbandingan antara alat pengukur tekanan darah secara digital dengan alat pengukur tekanan darah secara analog di mana nilai – nilai yang di hasilkan oleh keduanya tidak memperlihatkan perbedaan yang begitu jauh. Alat ini juga mempunyai kelebihan dapat mendekripsi

dengan nilai keluaran yang lebih teliti di bandingkan alat pengukur tekanan darah secara analog.

Dari pengujian yang dilakukan sebanyak 6 kali pada pengukuran tekanan darah didapatkan persentase kesalahan sebagai berikut :

$$\text{Kesalahan} = \left( \frac{\text{data pengukuran} - \text{data pengujian}}{\text{data pengukuran}} \right) \times 100 \%$$

**Tabel 4.2**  
**Data Perhitungan Persentase Kesalahan**

NO	HASIL PENGUKURAN TEKANAN DARAH DIGITAL		HASIL PENGUJIAN TEKANAN DARAH ANALOG		ERROR	
	SISTOLE ( mm Hg )	DIASTOLE ( mm Hg )	SISTOLE ( mm Hg )	DIASTOLE ( mm Hg )	SISTOLE ( % )	DIASTOLE ( % )
1	142	92	140	90	0,01 %	0,02 %
2	96	65	90	60	0,06 %	0,08 %
3	124	85	120	80	0,03 %	0,06 %
4	113	76	110	70	0,02 %	0,07 %
5	121	83	120	80	0,01 %	0,03 %
6	124	82	120	80	0,03 %	0,03 %

Sedangkan untuk menentukan kesalahan rata – rata pada sistole dan diastole adalah sebagai berikut :  $\frac{\text{jumlah kesalahan rata – rata}}{\text{banyaknya sampel}}$

$$\text{kesalahan rata – rata pada sistole adalah} = \frac{0,16\%}{6} = 0,02 \%$$

$$\text{Sedangkan kesalahan rata – rata pada tekanan darah diastole adalah} : \frac{0,29\%}{6} = 0,048 \%$$

### Spesifikasi Alat

No	Nama Alat	Banyak ( x )	Harga ( Rp )	Jumlah ( Rp )
1	Minimum Sistem MCS51	1	60.000	60.000
2	MK 89S51	1	15.000	15.000
3	LCD	1	100.000	100.000
4	Keypad	1	35.000	35.000
5	Kondensor Mic	1	1000	1000
6	Pre Amp	1	4.500	4.500
7	Turbo Bas	1	10.000	10.000
8	Pengukur tensi + stetoskop	1	75.000	75.000
9	Modul ADDA	1	80.000	80.000
10	Filter	1	45.000	45.000
11	Schimit trigger	1	10.000	10.000
12	Power Supply ( Adaptor 1A )	1	17.000	17.000
Jumlah				452.500

## BAB V

# PENUTUP

### 5.1 Kesimpulan


Setelah melakukan perencanaan dan pembuatan Alat Penghitung Tekanan darah secara digital berbasis Mikrokontroler AT89S51 maka pada bab ini diberikan kesimpulan :

1. Pembuatan simulasi alat pengukur tekanan darah digital ini berpedoman pada alat pengukur tekanan darah analog yang telah ada, dengan mengetahui cara kerja dari pengukur tekanan darah analog maka dapat dikonversikan ke dalam alat pengukur tekanan darah digital dengan program yang ada.
2. Penggunaan mikrokontroler ATMEL AT89S51 untuk mengontrol semua sistem, di gunakan bahasa pemrograman yaitu bahasa assembly.
3. Perencanaan sensor suara untuk mendekripsi denyut jantung menggunakan kondensor dengan out putannya sebesar 0.015 volt kemudian dikuatkan oleh Op – Amp sebesar 200 kali sehingga menjadi 3 volt agar dapat diterima oleh mikrokontroler setelah melalui proses penrigeran.

## 5.2 Saran

Meskipun dari hasil pengujian dan analisa terhadap performansi alat sudah mencapai kedaan yang diharakan, namun masih banyak perbaikan atau pengembangan yang dapat dilakukan untuk lebih meningkatkan lagi performansi alat. Beberapa saran yang kiranya dapat meningkatkan performansi alat antara lain:

1. Untuk lebih mempermudah user dalam pengoprasian alat ini maka perlu untuk ditambahkan suatu komponen atau alat yang lebih peka didalam mendekksi adanya denyut.
2. Disamping itu juga sebaiknya dalam pengoprasian alat ini ditambahkan pemompa otomatis dari cuff yang dipakai.



## DAFTAR PUSTAKA

1. Data Sheet [www.archive.com](http://www.archive.com)
2. Data Sheet [www.atmel.com](http://www.atmel.com)
3. Data Sheet [www.delta-electronic.com](http://www.delta-electronic.com)
4. Data Sheet [www.national.com](http://www.national.com)
5. HKKI , 2007
6. <http://www.nhlbi.nih.gov/cml>
7. Moh. Ibnu Malik, ST, *Belajar Mikrokontroler ATMEL AT89S51*, edisi pertama, Yogyakarta, Gava Media 2003.
8. Winarto Andik, Laporan Tugas Akhir.2004



Lembar Asistensi Bimbingan Tugas Akhir

Nama : Oktavianto  
NIM : 0352010  
Waktu Bimbingan : 12/12/2006 s/d 12/04/2007  
Judul : Perencanaan Dan Pembuatan Alat Pengukur Tekanan Darah Digital Berbasis MC AT89S51

No	Tanggal	Materi	Paraf
1	3/1 '07	BAB I, BAB II, BAB III	dipertariki A
2	26/1 '07	Pertariki latar belakang dan BAB IV	A
3	28/1 '07	Perencanaan dasar dan awal	A
4	27/2 '07	BAB II Rancangan konsepnya? Pertanya. BAB III dipertariki	A
5	6/3 '07	BAB IV & V	A
6	7/3 '07	BAB IV perencanaan teknis Abstrak. ACC major	A
7			
8			

Mengetahui  
Dosen Pembimbing

( Bambang Prio H, ST, MT )



LEMBAR PERBAIKAN TUGAS AKHIR

Nama : Oktavianto  
NIM : 0352010  
JURUSAN : T.ELEKTRO D III  
KONSENTRASI : T.ENERGI LISTRIK  
HARI / TANGGAL : RABU, 21 MARET 2007

NO	Materi Perbaikan	Paraf
1	Rumus yang di gunakan di perbaiki untuk perhitungannya, sesuai dengan alat yang ada	
2	Perbaiki untuk spesifikasi alat	
3	Rangkaian keseluruhan di cantumkan dan harus sesuai dengan alat yang di buat	
4		

Telah Diperiksa dan Disetujui

Penguji I

( Ir. Choirul Saleh, MT )

Penguji II

( Ir. Eko Nurcahyo )

Mengetahui  
Dosen Pembimbing

( Bambang Prio H, ST, MT )



**INSTITUT TEKNOLOGI NASIONAL  
Jl. Bendungan Sigura-gura No. 2  
MALANG**

## **LEMBAR PERBAIKAN TUGAS AKHIR**

NAMA : ...  
NIM : ...  
JURUSAN : ...  
PROGRAM STUDI : TEKNIK ELKTRO D- III  
HARI / TANGGAL : ENERGI LISTRIK / ELEKTRONIKA \*)  
: ...

No.	MATERI PERBAIKAN
	→ Rangkaian keseluruhan di Caturtiga dan harus seimbang agar dapat yang dituntut.

DOSEN PENGUJI

✓



**INSTITUT TEKNOLOGI NASIONAL  
Jl. Bendungan Sigura-gura No. 2  
MALANG**

## LEMBAR PERBAIKAN TUGAS AKHIR

NAMA  
NIM  
JURUSAN  
PROGRAM STUDI  
HARI / TANGGAL

Oktavianto  
0352.010  
TEKNIK ELKTRO D-III  
ENERGI LISTRIK / ELEKTRONIKA \*)  
PLABV/21-03-2007

DOSEN PENGUJI

✓



BERITA ACARA UJIAN TUGAS AKHIR  
FAKULTAS TEKNOLOGI INDUSTRI

Nama : Oktavianto

NIM : 0352010

JURUSAN : T.ELEKTRO D III

KONSENTRASI : T.ENERGI LISTRIK

Judul TA : Perencanaan Dan Pembuatan Alat Pengukur Tekanan  
Darah Digital Berbasis MK 89S51

Di Pertahankan Di Hadapan Team Penguji Tugas Akhir Jenjang Diploma ( D III )

Pada :

Hari : RABU

Tanggal : 21 Maret 2007

Dengan Nilai : 80,68 ( A )



Panitia Ujian tugas Akhir

Sekretaris

( Ir. Mochtar Asroni, MSME )

( Ir. H.Choirul Saleh, MT )

Anggota Penguji

Pertama

Ir. H.Choirul Saleh, MT

Kedua

Eko Nurcahyo

LAMPIRAN

Foto alat tampek dari dalam





Foto alat tampek dari luar



## Data percobaan alat

Nama	Umur (Thn)	Alat pengukur tekanan				Ket
		Darah digital	Alat pengukur tekanan	Systole (mmhg)	Diastole (mmhg)	
Denny S	22	142	92	140	90	Normal nars
Oktia	22	96	65	90	60	Fenolik
Rohmat	23	114	85	120	80	Normal ideal
Umar	24	115	76	110	70	Normal wtr
Ristanto	24	111	83	120	80	Normal ideal
Himawan	23	124	62	125	60	Normal ideal

beberapa orang, antara lain sebagai berikut :

berwenang dalam bidang kesehatan (Dr. Herlina). Data percobaan diambil dari

digital dengan tensi analog yang telah di periksa dan di setujui oleh pihak yang

Data percobaan di bawah ini menujukkan pertambangan alat antara tensi

Kategori	Diasistolik (mm Hg)	Systolik (mm Hg)	Rendah
Normal Mimimal	70 - 79	100 - 119	Normal Minimal
Normal Ideal	80 - 89	120 - 139	Normal Ideal
Normal Maximal	90 - 99	140 - 149	Normal Maximal
HIPERTENSI			
Tahap I	100 - 109	150 - 159	Tahap I
Tahap II	110 - 119	160 - 179	Tahap II
Tahap III	120 - 129	180 - 209	Tahap III
Tahap IV	> 130	> 210	Tahap IV

KLASIFIKASI TEKANAN DARAH



**Spesifikasi Alat**

---

Nama : Alat Pengukur Tekanan Darah Digital Berbasis MK AT89S51  
Catu Daya : 12 V  
Frekuensi : > 300 Hz  
Temperatur Range : 15 - 35 °C  
Ukuran : 1537,5 Cm<sup>2</sup>  
Berat : 1 Kg  
Display : 16 x 2

; \$include (reg31.hnc)

; LCD constant

; ---KEYPAD : P2  
; 01234567

display equ 00000001b

entmod equ 00000110b

dispn equ 00000110b

cursor equ 00000110b

blk equ 00000110b

E equ p1.1

RS equ p1.0

com equ p1.2

play equ p1.4

Flag equ p2.7

FACK equ 0021H

Flag equ Flag.0

freedy equ Flag.1

FLB equ Flag.2

Autoline equ Flag.3

OutputEnb equ Flag.4

midnonequ equ Flag.5

MCOE equ Flag.6

First equ Flag.7

sda equ p2.0

sc1 equ p2.1

tombol1 equ p2.4

tombol2 equ p2.5

tombolt equ p2.2,aktrif low

detak equ p2.1

butter equ 22h

Cho equ 30H

CH1 equ 31H

CH2 equ 32H

CH3 equ 33H

Mode equ 34H

Chauvel equ 35H

ADDACB equ 36H

,0-3  
,0-3

36H

delapan equ 38h

tujuh equ 30h

enam equ 28h

lima equ 20h

empat equ 18h

tiga equ 10h

dua equ 8h

satu equ 0h

bespoke equ 40h

bedek equ 37h

datasi equ 36h

buffer2 equ 35h

tkc2 equ 34h

tkc3 equ 33h

NCh equ 32H

LCh equ 31H

30H

```

        mov    sp, #40h
        mov    p1, #0ffh
        label temp�awa
        mov    dxe2, #0
        mov    dxe1, #0
        mov    buffer, #0
        call intimer
        call intclcd
        mulaic

;____program utama
        inc dxe2
        retf
        t50end
        jc t50end
        a50end
        jne a,#100,a50end
        mov a,ke1
        mov a,ke1
        timer50 inc ke1
        prosedur yang masuk pada int. timer 100 ms

```

```

        retl
        pop acc
        pop psw
        pop psw
        mov r0,a
        etimer0 pop acc
        call timerms
        call timer50
        call int.timer2
        push acc
        mov a,r0
        push psw
        timer0 push acc
        ;1 kali interrupt timer = 1 ms
        prosedure layanan interrupt timer 0

```

```

        org orbh
        jmp timer0
        jmp mulaic
        org 0h
        dd1ks 0ffh
        ratus 0f8h
        derjat 0e0h
        distoles 0d0h
        mmhg 0c0h
        tekdarah 0b0h
        sistoles 0a8h
        burang 98h
        normal 90h
        shuntuhu 68h
        losong 60h
        belas 58h
        se 50h
        sembilan 40h
        pulih 48h
        ;_____
        prosedure layanan interrupt timer 0

```

ROUTINE INITIALISATION OF INTERNAL TIMER  
INTIMER SETB EA ;ENABLE INT. TIMER 0  
SETB TRO ;TIME 0 COUNTER ON

subroutine  
subprogram

AJMP \$  
AJMP multi

nop

</



```
scandis30:  
        jmp scandisk  
        call certak2  
        mov dptr,#dr  
        mov r5,#1  
        call certak1  
        mov dptr,#dr  
        mov r5,#1  
        call busck  
        call dy1000ms  
        call konversi  
        add a,#60  
        mov a,b  
        div ab  
        mov b,#10  
        call bdistolc  
        jne scandis30  
        call scandis21:  
        add a,#100,scandis21  
        jne scandis20:  
        jmp scandisk  
        call certak2  
        mov dptr,#dr  
        mov r5,#1  
        call certak1  
        mov dptr,fp  
        mov r5,#1  
        call busck  
        call dy1000ms  
        call konversi  
        mov a,#0  
        add a,#62  
        mov a,b  
        div ab  
        mov b,#7  
        mov a,bdistolc  
        jne scandis20:  
        call scandis1:  
        add a,#75,scandis11  
        mov a,datasis  
        mov bdistolc,a  
        mov a,bufler2  
        jne a,#13,distole2  
        distole2:jc distole0  
        mov a,dk2  
        mov tke2,#0  
        mov tke1,#0  
        call bactek  
        jne a,dk2,distole2  
        distole0:jb destrak,distole1  
        call certak2  
        mov dptr,hdistole  
        mov r5,#1  
        call bactek  
        mov tke2,#0  
        mov tke1,#0  
        distole: mov tke1,#0  
        ret  
        mov datasis,a  
        call konversi
```

jmp scandisk  
call certak2  
mov dptr,#nx  
mov r5,#1  
call certak1  
mov dptr,#nx  
mov r5,#1  
call busclk  
call dly1000ms  
call konversi  
add a,#90  
mov a,b  
div ab  
mov b,#10  
mov a,bdssole  
scandis51:jnc scandis50  
gene a,#150,scandis51  
jmp scandisk  
call certak2  
mov dptr,#nx  
mov r5,#1  
call certak1  
mov dptr,#nx  
mov r5,#1  
call busclk  
call dly1000ms  
call konversi  
add a,#80  
mov a,b  
div ab  
mov b,#10  
mov a,bdssole  
scandis50:jnc scandis51  
gene a,#140,scandis50  
jmp scandisk  
call certak2  
mov dptr,#nx  
mov r5,#1  
call certak1  
mov dptr,#nx  
mov r5,#1  
call busclk  
call dly1000ms  
call konversi  
add a,#70  
mov a,b  
div ab  
mov b,#10  
mov a,bdssole  
scandis40:jnc scandis41  
gene a,#120,scandis40  
jmp scandisk  
call certak2  
mov dptr,#nx  
mov r5,#1  
call certak1  
mov dptr,#nx  
mov r5,#1  
call busclk  
call dly1000ms  
call konversi  
add a,#60  
mov a,b  
div ab  
mov b,#10  
mov a,bdssole  
scandis31:jnc scandis30  
gene a,#120,scandis31  
jmp scandisk  
call certak2  
mov dptr,#nx  
mov r5,#1  
call certak1  
mov dptr,#nx  
mov r5,#1  
call busclk  
call dly1000ms  
call konversi  
add a,#50  
mov a,b  
div ab  
mov b,#10  
mov a,bdssole  
scandis30:jnc scandis31  
gene a,#160,scandis61  
jmp scandisk  
call certak2  
mov dptr,#nx  
mov r5,#1  
call certak1  
mov dptr,#nx  
mov r5,#1  
call busclk  
call dly1000ms  
call konversi  
add a,#90  
mov a,b  
div ab  
mov b,#10  
mov a,bdssole  
scandis61:jnc scandis70  
gene a,#160,scandis60  
jmp scandisk  
call certak2  
mov dptr,#nx  
mov r5,#1  
call certak1  
mov dptr,#nx  
mov r5,#1  
call busclk  
call dly1000ms  
call konversi  
add a,#90  
mov a,b  
div ab  
mov b,#10  
mov a,bdssole  
scandis70:jnc scandis60  
gene a,#160,scandis61  
jmp scandisk

lcall busck

lcall dly1000ms

lcall kconvrsl

add a,#130

mov a,b

div ab

mov b,#10

mov a,bdisstole

scandis90.

jmp scandisk

lcall cekak2

mov dptr,#ht3

mov r5,#1

lcall cekak1

mov dptr,#ht3

mov r5,#1

lcall busck

lcall dly1000ms

lcall kconvrsl

add a,#120

mov a,b

div ab

mov b,#10

mov a,bdisstole

scandis81:jnc scandis90

jeqe a,#210,scandis81

scandis80.

jmp scandisk

lcall cekak2

mov dptr,#ht2

mov r5,#1

lcall cekak1

mov dptr,#ht2

mov r5,#1

lcall busck

lcall dly1000ms

lcall kconvrsl

add a,#110

mov a,b

div ab

mov b,#10

mov a,bdisstole

scandis71:jnc scandis80

jeqe a,#180,scandis71

scandis70.

jmp scandisk

lcall cekak2

mov dptr,#ht1

mov r5,#1

lcall cekak1

mov dptr,#ht1

mov r5,#1

lcall busck

lcall dly1000ms

lcall kconvrsl

add a,#100

mov a,b

div ab







jmp althrescan  
mov a,#43  
cine a,#225,sel33  
jmp althrescan  
mov a,#42  
cine a,#226,sel32  
jmp althrescan  
mov a,#42  
cine a,#227,sel31  
jmp althrescan  
mov a,#41  
cine a,#228,sel30  
jmp althrescan  
mov a,#41  
cine a,#229,sel29  
jmp althrescan  
mov a,#40  
cine a,#230,sel28  
jmp althrescan  
mov a,#40  
cine a,#231,sel27  
jmp althrescan  
mov a,#39  
cine a,#232,sel26  
jmp althrescan  
mov a,#39  
cine a,#233,sel25  
jmp althrescan  
mov a,#38  
cine a,#234,sel24  
jmp althrescan  
mov a,#38  
cine a,#235,sel23  
jmp althrescan  
mov a,#37  
cine a,#236,sel22  
jmp althrescan  
mov a,#37  
cine a,#237,sel21  
jmp althrescan  
mov a,#36  
cine a,#238,sel20  
jmp althrescan  
mov a,#36  
cine a,#239,sel19  
jmp althrescan  
mov a,#35  
cine a,#240,sel18  
jmp althrescan  
mov a,#34  
cine a,#241,sel17  
jmp althrescan  
mov a,#34  
cine a,#242,sel16  
jmp althrescan  
mov a,#33  
cine a,#241,sel15  
jmp althrescan  
mov a,#33

mov a,#55  
sel53: jfne a,#205,sel54  
mov a,#56  
sel54: jfne a,#204,sel55  
mov a,#57  
sel55: jfne a,#203,sel56  
mov a,#58  
sel56: jfne a,#202,sel57  
mov a,#59  
sel57: jfne a,#201,sel58  
mov a,#60  
sel58: jfne a,#200,sel59  
mov a,#60  
sel59: jfne a,#199,sel60  
mov a,#61  
sel60: jfne a,#198,sel61  
mov a,#62  
sel61: jfne a,#197,sel62  
mov a,#62  
sel62: jfne a,#196,sel63  
mov a,#63  
sel63: jfne a,#195,sel64  
mov a,#63  
sel64: jfne a,#194,sel65  
mov a,#63  
sel65: jfne a,#193,sel66  
mov a,#64  
sel66: jfne a,#192,sel67  
mov a,#64  
sel67: jfne a,#191,sel68  
mov a,#65  
sel68: jfne a,#190,sel69  
mov a,#65  
sel69: jfne a,#189,sel70  
mov a,#66  
sel70: jfne a,#188,sel71  
mov a,#67  
sel71: jfne a,#187,sel72  
jmp althrscan  
move a,#67  
sel72:

jmp akhirsan  
mov a,#81  
cine a,#168,sel91  
jmp akhirsan  
mov a,#81  
cine a,#169,sel90  
jmp akhirsan  
mov a,#80  
cine a,#170,sel89  
jmp akhirsan  
mov a,#79  
cine a,#171,sel88  
jmp akhirsan  
mov a,#78  
cine a,#172,sel87  
jmp akhirsan  
mov a,#77  
cine a,#173,sel86  
jmp akhirsan  
mov a,#76  
cine a,#174,sel85  
jmp akhirsan  
mov a,#75  
cine a,#175,sel84  
jmp akhirsan  
mov a,#74  
cine a,#176,sel83  
jmp akhirsan  
mov a,#73  
cine a,#177,sel82  
jmp akhirsan  
mov a,#72  
cine a,#178,sel81  
jmp akhirsan  
mov a,#71  
cine a,#179,sel80  
jmp akhirsan  
mov a,#70  
cine a,#180,sel79  
jmp akhirsan  
mov a,#70  
cine a,#181,sel78  
jmp akhirsan  
mov a,#70  
cine a,#182,sel77  
jmp akhirsan  
mov a,#69  
cine a,#183,sel76  
jmp akhirsan  
mov a,#69  
cine a,#184,sel75  
jmp akhirsan  
mov a,#68  
cine a,#185,sel74  
jmp akhirsan  
mov a,#67  
cine a,#186,sel73  
jmp akhirsan  
mov a,#67

sel110: *jmp althrescan*  
          *mov a,#91*  
sel109: *jmp althrescan*  
          *mov a,#90*  
sel108: *jmp althrescan*  
          *mov a,#150,sel109*  
sel107: *jmp althrescan*  
          *mov a,#151,sel108*  
sel106: *jmp althrescan*  
          *mov a,#152,sel107*  
sel105: *jmp althrescan*  
          *mov a,#153,sel106*  
sel104: *jmp althrescan*  
          *mov a,#154,sel105*  
sel103: *jmp althrescan*  
          *mov a,#155,sel104*  
sel102: *jmp althrescan*  
          *mov a,#156,sel103*  
sel101: *jmp althrescan*  
          *mov a,#157,sel102*  
sel100: *jmp althrescan*  
          *mov a,#158,sel101*  
sel99: *jmp althrescan*  
          *mov a,#159,sel100*  
sel98: *jmp althrescan*  
          *mov a,#160,sel99*  
sel97: *jmp althrescan*  
          *mov a,#161,sel98*  
sel96: *jmp althrescan*  
          *mov a,#162,sel97*  
sel95: *jmp althrescan*  
          *mov a,#163,sel96*  
sel94: *jmp althrescan*  
          *mov a,#164,sel95*  
sel93: *jmp althrescan*  
          *mov a,#165,sel94*  
sel92: *jmp althrescan*  
          *mov a,#166,sel93*  
sel91: *jmp althrescan*  
          *mov a,#82*

mov a,#98  
sel129: jne a,#129,sel130  
jmp aldriscan  
mov a,#98  
sel128: jne a,#130,sel129  
jmp aldriscan  
mov a,#97  
sel127: jne a,#131,sel128  
jmp aldriscan  
mov a,#97  
sel126: jne a,#132,sel127  
jmp aldriscan  
mov a,#97  
sel125: jne a,#133,sel126  
jmp aldriscan  
mov a,#96  
sel124: jne a,#134,sel125  
jmp aldriscan  
mov a,#96  
sel123: jne a,#135,sel124  
jmp aldriscan  
mov a,#96  
sel122: jne a,#136,sel123  
jmp aldriscan  
mov a,#95  
sel121: jne a,#137,sel122  
jmp aldriscan  
mov a,#95  
sel120: jne a,#138,sel121  
jmp aldriscan  
mov a,#95  
sel119: jne a,#139,sel120  
jmp aldriscan  
mov a,#94  
sel118: jne a,#140,sel119  
jmp aldriscan  
mov a,#94  
sel117: jne a,#141,sel118  
jmp aldriscan  
mov a,#94  
sel116: jne a,#142,sel117  
jmp aldriscan  
mov a,#93  
sel115: jne a,#143,sel116  
jmp aldriscan  
mov a,#93  
sel114: jne a,#144,sel115  
jmp aldriscan  
mov a,#93  
sel113: jne a,#145,sel114  
jmp aldriscan  
mov a,#92  
sel112: jne a,#146,sel113  
jmp aldriscan  
mov a,#92  
sel111: jne a,#147,sel112  
jmp aldriscan  
mov a,#91

jmp althrscaan  
mov a,#106  
cine a,#110,sel149  
jmp althrscaan  
mov a,#106  
cine a,#111,sel148  
jmp althrscaan  
mov a,#105  
cine a,#112,sel147  
jmp althrscaan  
mov a,#105  
cine a,#113,sel146  
jmp althrscaan  
mov a,#105  
cine a,#114,sel145  
jmp althrscaan  
mov a,#104  
cine a,#115,sel144  
jmp althrscaan  
mov a,#104  
cine a,#116,sel143  
jmp althrscaan  
mov a,#104  
cine a,#117,sel142  
jmp althrscaan  
mov a,#103  
cine a,#118,sel141  
jmp althrscaan  
mov a,#103  
cine a,#119,sel140  
jmp althrscaan  
mov a,#103  
cine a,#120,sel139  
jmp althrscaan  
mov a,#102  
cine a,#121,sel138  
jmp althrscaan  
mov a,#102  
cine a,#122,sel137  
jmp althrscaan  
mov a,#101  
cine a,#123,sel136  
jmp althrscaan  
mov a,#101  
cine a,#124,sel135  
jmp althrscaan  
mov a,#100  
cine a,#125,sel134  
jmp althrscaan  
mov a,#100  
cine a,#126,sel133  
jmp althrscaan  
mov a,#99  
cine a,#127,sel132  
jmp althrscaan  
mov a,#99  
cine a,#128,sel131  
jmp althrscaan  
mov a,#99  
cine a,#127,sel132  
jmp althrscaan  
mov a,#99  
cine a,#126,sel133  
jmp althrscaan  
mov a,#100  
cine a,#124,sel135  
jmp althrscaan  
mov a,#101  
cine a,#123,sel136  
jmp althrscaan  
mov a,#102  
cine a,#122,sel137  
jmp althrscaan  
mov a,#101  
cine a,#121,sel138  
jmp althrscaan  
mov a,#102  
cine a,#120,sel139  
jmp althrscaan  
mov a,#103  
cine a,#119,sel140  
jmp althrscaan  
mov a,#103  
cine a,#118,sel141  
jmp althrscaan  
mov a,#104  
cine a,#117,sel142  
jmp althrscaan  
mov a,#103  
cine a,#116,sel143  
jmp althrscaan  
mov a,#104  
cine a,#115,sel144  
jmp althrscaan  
mov a,#104  
cine a,#116,sel143  
jmp althrscaan  
mov a,#104  
cine a,#117,sel142  
jmp althrscaan  
mov a,#103  
cine a,#118,sel141  
jmp althrscaan  
mov a,#104  
cine a,#119,sel140  
jmp althrscaan  
mov a,#103  
cine a,#118,sel141  
jmp althrscaan  
mov a,#104  
cine a,#115,sel144  
jmp althrscaan  
mov a,#104  
cine a,#116,sel143  
jmp althrscaan  
mov a,#105  
cine a,#114,sel145  
jmp althrscaan  
mov a,#105  
cine a,#111,sel147  
jmp althrscaan  
mov a,#106  
cine a,#110,sel149  
jmp althrscaan  
mov a,#106

sel149: `jmp a,#109,sel150`  
mov a,#106  
jmp aldriscan  
sel150: `jmp a,#108,sel151`  
mov a,#107  
jmp aldriscan  
sel151: `jmp a,#107,sel152`  
mov a,#107  
jmp aldriscan  
sel152: `jmp a,#106,sel153`  
mov a,#107  
jmp aldriscan  
sel153: `jmp a,#105,sel154`  
mov a,#108  
jmp aldriscan  
sel154: `jmp a,#104,sel155`  
mov a,#108  
jmp aldriscan  
sel155: `jmp a,#103,sel156`  
mov a,#109  
jmp aldriscan  
sel156: `jmp a,#102,sel157`  
mov a,#109  
jmp aldriscan  
sel157: `jmp a,#101,sel158`  
mov a,#110  
jmp aldriscan  
sel158: `jmp a,#100,sel159`  
mov a,#110  
jmp aldriscan  
sel159: `jmp a,#99,sel160`  
mov a,#111  
jmp aldriscan  
sel160: `jmp a,#98,sel161`  
mov a,#111  
jmp aldriscan  
sel161: `jmp a,#97,sel162`  
mov a,#111  
jmp aldriscan  
sel162: `jmp a,#96,sel163`  
mov a,#112  
jmp aldriscan  
sel163: `jmp a,#95,sel164`  
mov a,#113  
jmp aldriscan  
sel164: `jmp a,#94,sel165`  
mov a,#113  
jmp aldriscan  
sel165: `jmp a,#93,sel166`  
mov a,#113  
jmp aldriscan  
sel166: `jmp a,#92,sel167`  
mov a,#114  
jmp aldriscan  
sel167: `jmp a,#91,sel168`  
mov a,#115  
jmp aldriscan  
sel168: `jmp a,#90,sel169`  
mov a,#115

mov a,#115  
sel169: jfne a,#89,sel170  
mov a,#116  
sel170: jfne a,#88,sel171  
mov a,#116  
sel171: jfne a,#87,sel172  
mov a,#117  
sel172: jfne a,#86,sel173  
mov a,#117  
sel173: jfne a,#85,sel174  
mov a,#118  
sel174: jfne a,#84,sel175  
mov a,#119  
sel175: jfne a,#83,sel176  
mov a,#119  
sel176: jfne a,#82,sel177  
mov a,#119  
sel177: jfne a,#81,sel178  
mov a,#120  
sel178: jfne a,#82,sel179  
mov a,#120  
sel179: jfne a,#81,sel180  
mov a,#120  
sel180: jfne a,#80,sel181  
mov a,#122  
sel181: jfne a,#79,sel182  
mov a,#123  
sel182: jfne a,#78,sel183  
mov a,#124  
sel183: jfne a,#77,sel184  
mov a,#125  
sel184: jfne a,#76,sel185  
mov a,#126  
sel185: jfne a,#75,sel186  
mov a,#127  
sel186: jfne a,#74,sel187  
mov a,#128  
sel187: jfne a,#73,sel188  
jmp althrscaan  
mov a,#129  
sel188: jfne a,#72,sel189  
jmp althrscaan  
mov a,#129

jmp althrscaan  
mov a,#143  
cine a,#54,sel207  
jmp althrscaan  
mov a,#143  
cine a,#55,sel206  
jmp althrscaan  
mov a,#143  
cine a,#56,sel205  
jmp althrscaan  
mov a,#142  
cine a,#57,sel204  
jmp althrscaan  
mov a,#141  
cine a,#58,sel203  
jmp althrscaan  
mov a,#141  
cine a,#59,sel202  
jmp althrscaan  
mov a,#140  
cine a,#60,sel201  
jmp althrscaan  
mov a,#139  
cine a,#61,sel200  
jmp althrscaan  
mov a,#138  
cine a,#62,sel199  
jmp althrscaan  
mov a,#137  
cine a,#63,sel198  
jmp althrscaan  
mov a,#136  
cine a,#64,sel197  
jmp althrscaan  
mov a,#135  
cine a,#65,sel196  
jmp althrscaan  
mov a,#134  
cine a,#66,sel195  
jmp althrscaan  
mov a,#133  
cine a,#67,sel194  
jmp althrscaan  
mov a,#132  
cine a,#68,sel193  
jmp althrscaan  
mov a,#131  
cine a,#69,sel192  
jmp althrscaan  
mov a,#130  
cine a,#70,sel191  
jmp althrscaan  
mov a,#130  
cine a,#71,sel190  
jmp althrscaan  
mov a,#129  
cine a,#72,sel189  
jmp althrscaan  
mov a,#128

```

se[207]: gne a,#f53,se[208]
        mov a,#144
        jmp blthrcsan
se[208]: gne a,#f52,se[209]
        mov a,#145
        jmp blthrcsan
se[209]: mov a,#145
        akthrcsan:
ret
buspek      mov r5,#1
                lcall creak1
                mov dptr,#happu
                mov r5,#1
                lcall creak2
                lcall celak2
                ret

```





Master Receiver Routine

Input : FLB < 1/0  
Output : ACC

Stop Condition Routine

Input : none  
Output : none

EMUXI:

POP 07H  
POP ACC

EMUXI

SETB

FACK

ADK:

AJMP

EMUXI

JNB

SdA,Ack

NACK:

CLR

FACK

ACK:

SETB

SDA

ACALL

Delay3us

SETB



InitADDASucc:	JNB MC0C,InitADDAbor	XCH A,B	MOV A,Mode	SWAP A	ORL A,Channel	SERB ACC.6	JNB Autodel,ChkOutputB	ChkAutodelc:	JNB Autodel,ChkOutputB	SETB ACC.2	SERB ACC.2	JNB OutifmEnb,NextIntr	SetB ACC.6	XCH A,B	RL A	ANL A,(EH	ORL A,(90H	LCALL StartCn	JNB FACK,InitADDAbor	JNB ADDACB,A	MOV ADDACB,A	SETB InitDone	POP B	POP ACC	RET	LCALL StopCn	InitADDAbor:	RET	POP ACC	POP B	CLR InitDone	POP ACC	RET	LCALL StopCn	InitADDAbor
---------------	----------------------	---------	------------	--------	---------------	------------	------------------------	--------------	------------------------	------------	------------	------------------------	------------	---------	------	-----------	------------	---------------	----------------------	--------------	--------------	---------------	-------	---------	-----	--------------	--------------	-----	---------	-------	--------------	---------	-----	--------------	-------------



```

        mov    b,#8
        crt con_lcd
geser:

        ret

        crt e
        pop dph
        pop dpl
        djnz r6,$250
        mov r6,#250
        call geser
        sebt e
        out:

        setb rs
        push dph
        push dpl
        dataout
        smp out
        crt rs
        push dpl
        push dph
        push dph
        countout:
        rei

        jne a,#$f,loop
        move a,(@a+dpt)
        crt a
        outsing:
        inc dpt
        call dataout
        loop:
        smp outsing
        ansa:
        call bars1
        certak1:
        smp ansa
        call bars2
        certak2:
        ret
        call controlout
        dec a
        possisub:
        add a,#80h,1000000b
        mov a,r5
        bars1:
        smp possisub
        add a,#000h,1100000b
        mov a,r5
bars2:
        routine lcd
        RET
        POP ACC
        POP B
        ExitWtiteDAC: POP B
        WriteDACAbort: LOCAL StopCom
        LOCAL MTx
        XCH A,B
        JNB FACK,WriteDACAbort
        LOCAL MTx

```





end

db , Diastole:\$  
tisiole:  
db , Sistole:\$  
tisiole:  
db , Tekanan Darah \$  
tek2:  
db , Pengukuran \$  
tek1:  
db , Kesehatan \$  
rawal2:  
db , Pengontrol \$  
rawal1:  
db , TELEKTRONIK-\$  
twal9:  
db , 0352010 \$  
twal8:  
db , NIM \$  
twal7:  
db , OKTAVIANTO \$  
twal6:  
db , Oleh: \$  
twal5:  
db , Denyut Jantung:\$  
twal4:  
db , Sudut Badan: \$  
twal3:  
db , Tekanan Darah \$  
twal2:  
db , Alai Pendeksi:\$  
twal1:  
db , Tekanan:\$  
tekanan:  
db , Detak/menit:\$  
detak1:  
db , Tanda:\$  
detak0:  
db , \$  
happ:  
db , Pembacaan error:\$  
pe:  
db , Hipertensi TV \$  
hpa:

MEV-2487A-1001

TELLY

Preliminary

AT89S51

**8-bit Microcontroller with 4K Bytes In-System Programmable Flash**


The logo for EWY, featuring the letters "EWY" in a bold, italicized font. A registered trademark symbol (®) is positioned above the top left corner of the letter "E".

AT89S51 is a low-power, high-performance CMOS 8-bit microcontroller with 4K bytes of in-system programmable Flash memory. The device is manufactured using a 32 nm high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 instruction set and pinout. The on-chip Flash allows the program to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with in-system programmable Flash on a single chip, the Atmel AT89S51 is a powerful microcontroller which provides a flexible and cost-effective solution to many embedded control applications.


Saturn	
Compatriote with MCS-51® Products	8k Bytes of In-Gateable (ISP) Flash Memory
- Endurance: 1000 Write/Erase Cycles	DV to 5.5V Operating Range
Utility Static Operation: 0 Hz to 33 MHz	Three-level Program Memory Lock
28 x 8-bit Internal RAM	224 x 8-bit I/O Lines
Two 16-bit TimerCounters	8x Interrupt Sources
All Duplex USART Serial Channel	Low-power Idle and Power-down Modes
Interrupt Recovery from Power-down Modes	Watchdog Timer
All Delta Polarity	Power-off Flag
Exitable ISP Programming (Byte and Page Mode)	Set Programming Time

**AT89S51**

2A87A-1001




**TOP**



**PLCC**

**n Configurations**





Block Diagram





Output from the inverting oscillator amplifier  
Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

This pin also receives the 12-volt programming enable voltage ( $V_{PP}$ ) during Flash programming.  
EA should be strapped to  $V_{CC}$  for internal program executions.  
that if lock bit 1 is programmed, EA will be internally latched on reset.  
code from external program memory locations starting at \$0000 up to FFFF. Note, however,  
External Access Enable, EA must be strapped to GND in order to enable the device to fetch  
words each machine cycle, except that two PSEN activations are skipped during each access  
to external data memory.  
When the AT89S51 is executing code from external program memory, PSEN is activated  
Program Store Enable (PSEN) is the read strobe to external program memory.

ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled  
high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution  
mode.  
If desired, ALE operation can be disabled by setting bit 0 of SFR location BEH. With the bit set,  
ALE is used for external timing or clocking purposes. Note, however, that one ALE pulse is  
skipped during each access to external data memory.  
In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may  
be used to latch address bytes of the address during programming.

Address Latch Enable (ALE) is an output pulse for latching the low byte of the address during  
accesses to external memory. This pin is also the program pulse input (PROG) during Flash  
programming.  
Reset bit in SFR AUXR (address BEH) can be used to disable this feature. In the default state  
of bit DISRT0, the RESET HIGH output feature is enabled.


Port Pin	Affernate Functions
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INT0 (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	TO (timer 0 external input)
P3.5	TI (timer 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

Figure 1. AT89S51 SFR Map and Reset Values

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indefinite effect.

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 1.

Registers  
Section





**Dual Data Pointer Registers:** To facilitate accessing both internal and external data memory, two banks of 16-bit Data Pointer Registers are provided: DPO at SFR address locations 82H-83H and DP1 at 8AH-85H. Bit DPS = 0 in SFR AUXR1 selects DPO and DPS = 1 selects DP1. The user should always initialize the DPS bit to the appropriate value before accessing the respective Data Pointer Register.

AUXR	Address = 8EH	Reset Value = XXXXX0X0B
Not Bit		
Addressee		
Reserve for future expansion		
DISABLE	Disable/Enable ALE	
DISALE	Operating Mode	
0	ALE is emitted at a constant rate of 1/8 the oscillator frequency	
1	ALE is active only during a MOVC or MOVX instruction	
DISRTO	Disable/Enable Reset out	
0	Reset pin is driven High after WDT times out	
1	Reset pin is input only	
WDIDLE	Disable/Enable WDT in IDLE mode	
0	WDT continues to count in IDLE mode	
1	WDT halts counting in IDLE mode	

Table 2. AUXR: Auxiliary Register

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0. Interrupt Registers: The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the five interrupt sources in the IF register.

AT89S51

To enable the WDT, a user must write 0AEH and 0E1H in sequence to the WDTCSR register (SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 0E1H and 0E1H to WDTCSR to avoid a WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFF), and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 16383 machine cycles. To reset the WDT the user must write 0E1H and 0E1H to WDTCSR. WDTCSR is a write-only register. The WDT counter cannot be read or written when WDTCSR is a write-only register. The WDT counter must be read or written when WDTCSR is a write-only register. To make the best use of the WDT, it must be programmed to generate an output pulse at the RST pin. The RESET pulse duration is 98XTOSC, where TOSC=1/FOSC. To make the best use of the WDT, it must be programmed to generate an output pulse at the RST pin. The RESET pulse duration is 98XTOSC, where TOSC=1/FOSC.

1g the WDT

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 14-bit counter and the Watchdog Timer Reset (WDRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDRST SFR, the WDT must write 01EH and 0E1H in sequence to the WDRST register (SFR location 0A6H). When the WDT is enabled, it will increment every machine cycle while the oscillator is running. The WDT timeout period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.

e-tim  
er  
echdog  
labelled with  
et-out)

The AT89S51 implements 128 bytes of on-chip RAM. The 128 bytes are accessible via direct and indirect addressing modes. Stack operations are examples of indirect addressing, so the 128 bytes of data RAM are available as stack space.

The EA pin is connected to GND, all program fetches are directed to external memory. On the AT89S51, if EA is connected to V<sub>CC</sub>, program fetches to addresses 0000H through FFFFH are directed to internal memory and fetches to addresses 1000H through FFFFH are directed to external memory.

**Memory  
Organization**

MCS-51 devices have a separate space for Program and Data Memory. Up to 64k bytes each of external Program and Data Memory can be addressed.

**Power On Flag:** The Power On Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR. POF is set to "1" during power up. It can be set and reset under software control and is not affected by reset.



should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

## DT During Power-down and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-down mode, the user does not need to service the WDT. There are two methods of exiting Power-down mode: by a hardware reset or via a level-activated external interrupt, which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally does whenever the AT89S51 is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power-down mode.

To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best to reset the WDT just before entering Power-down mode.

Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit = 0) as the default state. To prevent the WDT from resetting the AT89S51 while in IDLE mode, the user should always set up a timer that will periodically exit IDLE, service the WDT, and reenter IDLE mode.

With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count upon exit from IDLE.

## RT

The UART in the AT89S51 operates the same way as the UART in the AT89C51. For further information on the UART operation, refer to the ATMEL Web site (<http://www.atmel.com>). From the home page, select 'Products', then '8051-Architecture Flash Microcontroller', then 'Product Overview'.

## Timer 0 and 1

Timer 0 and Timer 1 in the AT89S51 operate the same way as Timer 0 and Timer 1 in the AT89C51. For further information on the timers' operation, refer to the ATMEL Web site (<http://www.atmel.com>). From the home page, select 'Products', then '8051-Architecture Flash Microcontroller', then 'Product Overview'.

## Interrupts

The AT89S51 has a total of five interrupt vectors: two external interrupts (INT0 and INT1), two timer interrupts (Timers 0 and 1), and the serial port interrupt. These interrupts are all shown in Figure 1.


Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 4 shows that bit position IE.6 is unimplemented. In the AT89S51, bit position IE.5 is also unimplemented. User software should not write 1s to these bit positions, since they may be used in future AT89 products.

The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle.

**Table 4.** Interrupt Enable (IE) Register


(MSB)	(LSB)						
EA	-	-	ES	ET1	EX1	ET0	EX0
Enable Bit = 1 enables the interrupt.							
Enable Bit = 0 disables the interrupt.							
Symbol	Position	Function					
EA	IE.7	Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.					
-	IE.6	Reserved					
-	IE.5	Reserved					
ES	IE.4	Serial Port interrupt enable bit					
ET1	IE.3	Timer 1 interrupt enable bit					
EX1	IE.2	External interrupt 1 enable bit					
ET0	IE.1	Timer 0 interrupt enable bit					
EX0	IE.0	External interrupt 0 enable bit					
User software should never write 1s to reserved bits, because they may be used in future AT89 products.							

**Figure 1.** Interrupt Sources

## Oscillator Characteristics


XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 2. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 3. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

**Figure 2. Oscillator Connections**



Note: C1, C2 = 30 pF  $\pm$  10 pF for Crystals = 40 pF  $\pm$  10 pF for Ceramic Resonators

**Figure 3. External Clock Drive Configuration**



## Idle Mode

In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special function registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.

Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.

## Power-down Mode

In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power-down mode is terminated. Exit from Power-down mode can be initiated either by a hardware reset or by activation of an enabled external interrupt into INT0 or INT1. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before V<sub>CC</sub> is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

**Table 5.** Status of External Pins During Idle and Power-down Modes

Mode	Program Memory	ALE	PSEN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

## Program Memory Lock S

The AT89S51 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.

**Table 6.** Lock Bit Protection Modes

Program Lock Bits				Protection Type
	LB1	LB2	LB3	
1	U	U	U	No program lock features
2	P	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on reset, and further programming of the Flash memory is disabled
3	P	P	U	Same as mode 2, but verify is also disabled
4	P	P	P	Same as mode 3, but external execution is also disabled

When lock bit 1 is programmed, the logic level at the EA pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of EA must agree with the current logic level at that pin in order for the device to function properly.

## Programming Flash – Parallel Mode

The AT89S51 is shipped with the on-chip Flash memory array ready to be programmed. The programming interface needs a high-voltage (12-volt) program enable signal and is compatible with conventional third-party Flash or EPROM programmers.

The AT89S51 code memory array is programmed byte-by-byte.

**Programming Algorithm:** Before programming the AT89S51, the address, data, and control signals should be set up according to the Flash programming mode table and Figures 13 and 14. To program the AT89S51, take the following steps:

1. Input the desired memory location on the address lines.
2. Input the appropriate data byte on the data lines.
3. Activate the correct combination of control signals.
4. Raise EA/V<sub>PP</sub> to 12V.
5. Pulse ALE/PROG once to program a byte in the Flash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than 50 µs. Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.

**Data Polling:** The AT89S51 features Data Polling to indicate the end of a byte write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written data on P0.7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycle has been initiated.

## AT89S51

**Ready/Busy:** The progress of byte programming can also be monitored by the RDY/BUSY output signal. P3.0 is pulled low after ALE goes high during programming to indicate BUSY. P3.0 is pulled high again when programming is done to indicate READY.

**Program Verify:** If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. The status of the individual lock bits can be verified directly by reading them back.

**Reading the Signature Bytes:** The signature bytes are read by the same procedure as a normal verification of locations 000H, 100H, and 200H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows.

- (000H) = 1EH indicates manufactured by Atmel
- (100H) = 51H indicates 89S51
- (200H) = 06H

**Chip Erase:** In the parallel programming mode, a chip erase operation is initiated by using the proper combination of control signals and by pulsing ALE/PROG low for a duration of 200 ns - 500 ns.

In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, chip erase is self-timed and takes about 500 ms.

During chip erase, a serial read from any address location will return 00H at the data output.

## Programming Flash – Serial Mode

The Code memory array can be programmed using the serial ISP interface while RST is pulled to V<sub>cc</sub>. The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is set high, the Programming Enable instruction needs to be executed first before other operations can be executed. Before a reprogramming sequence can occur, a Chip Erase operation is required.

The Chip Erase operation turns the content of every memory location in the Code array into FFH.

Either an external system clock can be supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be less than 1/16 of the crystal frequency. With a 33 MHz oscillator clock, the maximum SCK frequency is 2 MHz.

## Serial Programming Algorithm

To program and verify the AT89S51 in the serial programming mode, the following sequence is recommended:

1. Power-up sequence:
  - Apply power between VCC and GND pins.
  - Set RST pin to "H".
  - If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 33 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.
2. Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 16.
3. The Code array is programmed one byte at a time in either the Byte or Page mode. The write cycle is self-timed and typically takes less than 0.5 ms at 5V.
4. Any memory location can be verified by using the Read instruction that returns the content at the selected address at serial output MISO/P1.6.
5. At the end of a programming session, RST can be set low to commence normal device operation.

Power-off sequence (if needed):

Set XTAL1 to "L" (if a crystal is not used).

Set RST to "L".

Turn V<sub>CC</sub> power off.

**Data Polling:** The Data Polling feature is also available in the serial mode. In this mode, during a write cycle an attempted read of the last byte written will result in the complement of the MSB of the serial output byte on MISO.

## Serial Programming Instruction Set

### Programming Interface – Parallel Mode



Every code byte in the Flash array can be programmed by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.

All major programming vendors offer worldwide support for the Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision.

#### 7. Flash Programming Modes

Mode	V <sub>CC</sub>	RST	PSEN	ALE/ PROG	EA/ V <sub>PP</sub>	P2.6	P2.7	P3.3	P3.5	P3.7	P0.7-0 Data	P2.3-0	P1.7-0
												Address	
Write Code Data	5V	H	L	(2)	12V	L	H	H	H	H	D <sub>N</sub>	A11-8	A7-0
Write Code Data	5V	H	L	H	H	L	L	L	H	H	D <sub>OUT</sub>	A11-8	A7-0
Write Lock Bit 1	5V	H	L	(3)	12V	H	H	H	H	H	X	X	X
Write Lock Bit 2	5V	H	L	(3)	12V	H	H	H	L	L	X	X	X
Write Lock Bit 3	5V	H	L	(3)	12V	H	L	H	H	L	X	X	X
Write Lock Bits 3	5V	H	L	H	H	H	H	L	H	L	P0.2, P0.3, P0.4	X	X
Erase	5V	H	L	(3)	12V	H	L	H	L	L	X	X	X
Atmel ID	5V	H	L	H	H	L	L	L	L	L	1EH	0000	00H
Device ID	5V	H	L	H	H	L	L	L	L	L	51H	0001	00H
Device ID	5V	H	L	H	H	L	L	L	L	L	06H	0010	00H

1. Each PROG pulse is 200 ns - 500 ns for Chip Erase.
2. Each PROG pulse is 200 ns - 500 ns for Write Code Data.
3. Each PROG pulse is 200 ns - 500 ns for Write Lock Bits.
4. RDY/BSY signal is output on P3.0 during programming.
5. X = don't care.

**Figure 4. Programming the Flash Memory (Parallel Mode)****Figure 5. Verifying the Flash Memory (Parallel Mode)**

## Flash Programming and Verification Characteristics (Parallel Mode)

-20°C to 30°C, V<sub>CC</sub> = 4.5 to 5.5V

Symbol	Parameter	Min	Max	Units
P <sub>PP</sub>	Programming Supply Voltage	11.5	12.5	V
I <sub>PP</sub>	Programming Supply Current		10	mA
I <sub>CC</sub>	V <sub>CC</sub> Supply Current		30	mA
f <sub>CLOCK</sub>	Oscillator Frequency	3	33	MHz
t <sub>AL</sub>	Address Setup to PROG Low	48t <sub>CLCL</sub>		
t <sub>AH</sub>	Address Hold After PROG	48t <sub>CLCL</sub>		
t <sub>DL</sub>	Data Setup to PROG Low	48t <sub>CLCL</sub>		
t <sub>DH</sub>	Data Hold After PROG	48t <sub>CLCL</sub>		
t <sub>EH</sub>	P2.7 (ENABLE) High to V <sub>PP</sub>	48t <sub>CLCL</sub>		
t <sub>EL</sub>	V <sub>PP</sub> Setup to PROG Low	10		μs
t <sub>EL</sub>	V <sub>PP</sub> Hold After PROG	10		μs
t <sub>EW</sub>	PROG Width	0.2	1	μs
t <sub>AV</sub>	Address to Data Valid		48t <sub>CLCL</sub>	
t <sub>EV</sub>	ENABLE Low to Data Valid		48t <sub>CLCL</sub>	
t <sub>ZF</sub>	Data Float After ENABLE	0	48t <sub>CLCL</sub>	
t <sub>BL</sub>	PROG High to BUSY Low		1.0	μs
t <sub>WC</sub>	Byte Write Cycle Time		50	μs

Figure 8. Flash Programming and Verification Waveforms – Parallel Mode






Figure 7. Flash Memory Serial Downloading



### Flash Programming and Verification Waveforms – Serial Mode

Figure 8. Serial Programming Waveforms



## Table 8. Serial Programming Instruction Set

Instruction	Instruction Format				Operation
	Byte 1	Byte 2	Byte 3	Byte 4	
Serial Programming Enable	1010 1100	0101 0011	xxxx xxxx	xxxx xxxx 0110 1001 (Output)	Enable Serial Programming while RST is high
Serial Chip Erase	1010 1100	100x xxxx	xxxx xxxx	xxxx xxxx	Chip Erase Flash memory array
Read Program Memory (Byte Mode)	0010 0000	xxxx A1 <sup>1</sup> A1 <sup>0</sup> A8 <sup>8</sup> A8 <sup>7</sup>	Readout 24 <sup>15</sup> 0000 0000	Readout 24 <sup>15</sup> 0000 0000	Read data from Program memory in the byte mode
Write Program Memory (Byte Mode)	0100 0000	xxxx A1 <sup>1</sup> A1 <sup>0</sup> A8 <sup>8</sup> A8 <sup>7</sup>	Write 24 <sup>15</sup> 0000 0000	Write 24 <sup>15</sup> 0000 0000	Write data to Program memory in the byte mode
Write Lock Bits <sup>(2)</sup>	1010 1100	1110 00 00	xxxx xxxx	xxxx xxxx	Write Lock bits. See Note (2).
Read Lock Bits	0010 0100	xxxx xxxx	xxxx xxxx	xx 00 00 xx	Read back current status of the lock bits (a programmed lock bit reads back as a "1")
Read Signature Bytes <sup>(1)</sup>	0010 1000	xxx 02 00 00 00	0 xxx xxxx	Signature Byte	Read Signature Byte
Read Program Memory (Page Mode)	0011 0000	xxxx A1 <sup>1</sup> A1 <sup>0</sup> A8 <sup>8</sup> A8 <sup>7</sup>	Byte 0	Byte 1... Byte 255	Read data from Program memory in the Page Mode (256 bytes)
Write Program Memory (Page Mode)	0101 0000	xxxx A1 <sup>1</sup> A1 <sup>0</sup> A8 <sup>8</sup> A8 <sup>7</sup>	Byte 0	Byte 1... Byte 255	Write data to Program memory in the Page Mode (256 bytes)

1. The signature bytes are not readable in Lock Bit Modes 3 and 4.

- 2. B1 = 0, B2 = 0 → Mode 1, no lock protection
- B1 = 0, B2 = 1 → Mode 2, lock bit 1 activated
- B1 = 1, B2 = 0 → Mode 3, lock bit 2 activated
- B1 = 1, B2 = 1 → Mode 4, lock bit 3 activated


Each of the lock bits needs to be activated sequentially before Mode 4 can be executed.

After Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable data bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at XTAL1.

For Page Read/Write, the data always starts from byte 0 to 255. After the command byte and upper address byte are latched, each byte thereafter is treated as data until all 256 bytes are shifted in/out. Then the next instruction will be ready to be decoded.

## Serial Programming Characteristics

Figure 9. Serial Programming Timing

Table 9. Serial Programming Characteristics,  $T_A = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ,  $V_{CC} = 4.0$  -  $5.5\text{V}$  (Unless Otherwise Noted)

Symbol	Parameter	Min	Typ	Max	Units
$t_{CLCL}$	Oscillator Frequency	0		33	MHz
$t_{LCL}$	Oscillator Period	30			ns
$t_{HSL}$	SCK Pulse Width High	$8 t_{CLCL}$			ns
$t_{LSH}$	SCK Pulse Width Low	$8 t_{CLCL}$			ns
$t_{VSH}$	MOSI Setup to SCK High	$t_{CLCL}$			ns
$t_{HOX}$	MOSI Hold after SCK High	$2 t_{CLCL}$			ns
$t_{UV}$	SCK Low to MISO Valid	10	16	32	ns
$t_{RASE}$	Chip Erase Instruction Cycle Time			500	ns
$t_{WC}$	Serial Byte Write Cycle Time			$64 t_{CLCL} + 400$	μs

**Absolute Maximum Ratings\***

Operating Temperature	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin With Respect to Ground	-1.0V to +7.0V
Maximum Operating Voltage	8.6V
Output Current	15.0 mA

**NOTICE:** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Characteristics**

values shown in this table are valid for  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  and  $V_{CC} = 4.0\text{V}$  to  $5.5\text{V}$ , unless otherwise noted.

Symbol	Parameter	Condition	Min	Max	Units
	Input Low Voltage	(Except EA)	-0.5	0.2 $V_{CC}$ -0.1	V
	Input Low Voltage (EA)		-0.5	0.2 $V_{CC}$ -0.3	V
	Input High Voltage	(Except XTAL1, RST)	0.2 $V_{CC}$ +0.9	$V_{CC}$ +0.5	V
	Input High Voltage	(XTAL1, RST)	0.7 $V_{CC}$	$V_{CC}$ +0.5	V
	Output Low Voltage <sup>(1)</sup> (Ports 1,2,3)	$I_{OL} = 1.6\text{ mA}$		0.45	V
	Output Low Voltage <sup>(1)</sup> (Port 0, ALE, PSEN)	$I_{OL} = 3.2\text{ mA}$		0.45	V
		$I_{OH} = -60\text{ }\mu\text{A}, V_{CC} = 5\text{V} \pm 10\%$	2.4		V
		$I_{OH} = -25\text{ }\mu\text{A}$	0.75 $V_{CC}$		V
		$I_{OH} = -10\text{ }\mu\text{A}$	0.9 $V_{CC}$		V
		$I_{OH} = -800\text{ }\mu\text{A}, V_{CC} = 5\text{V} \pm 10\%$	2.4		V
		$I_{OH} = -300\text{ }\mu\text{A}$	0.75 $V_{CC}$		V
		$I_{OH} = -80\text{ }\mu\text{A}$	0.9 $V_{CC}$		V
	Logical 0 Input Current (Ports 1,2,3)	$V_{IN} = 0.45\text{V}$		-50	$\mu\text{A}$
	Logical 1 to 0 Transition Current (Ports 1,2,3)	$V_{IN} = 2\text{V}, V_{CC} = 5\text{V} \pm 10\%$		-650	$\mu\text{A}$
	Input Leakage Current (Port 0, EA)	$0.45 < V_{IN} < V_{CC}$		$\pm 10$	$\mu\text{A}$
T	Reset Pulldown Resistor		50	300	$\text{k}\Omega$
	Pin Capacitance	Test Freq. = 1 MHz, $T_A = 25^\circ\text{C}$		10	pF
		Active Mode, 12 MHz		25	mA
	Power Supply Current	Idle Mode, 12 MHz		6.5	mA
	Power-down Mode <sup>(2)</sup>	$V_{CC} = 5.5\text{V}$		50	$\mu\text{A}$

1. Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:

Maximum  $I_{OL}$  per port pin: 10 mA

Maximum  $I_{OL}$  per 8-bit port:

Port 0: 26 mA      Ports 1, 2, 3: 15 mA

Maximum total  $I_{OL}$  for all output pins: 71 mA

If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.



2. Minimum  $V_{CC}$  for Power-down is 2V.

## Characteristics


Under operating conditions, load capacitance for Port 0, ALE/PROG, and PSEN = 100 pF; load capacitance for all other inputs = 80 pF.

## Internal Program and Data Memory Characteristics


Symbol	Parameter	12 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	
t <sub>CLL</sub>	Oscillator Frequency			0	33	MHz
t <sub>L</sub>	ALE Pulse Width	127		2t <sub>CLL</sub> -40		ns
t <sub>L</sub>	Address Valid to ALE Low	43		t <sub>CLL</sub> -25		ns
t <sub>X</sub>	Address Hold After ALE Low	48		t <sub>CLL</sub> -25		ns
	ALE Low to Valid Instruction In		233		4t <sub>CLL</sub> -65	ns
	ALE Low to PSEN Low	43		t <sub>CLL</sub> -25		ns
t <sub>H</sub>	PSEN Pulse Width	205		3t <sub>CLL</sub> -45		ns
	PSEN Low to Valid Instruction In		145		3t <sub>CLL</sub> -60	ns
	Input Instruction Hold After PSEN	0		0		ns
	Input Instruction Float After PSEN		59		t <sub>CLL</sub> -25	ns
t <sub>I</sub>	PSEN to Address Valid	75		t <sub>CLL</sub> -8		ns
	Address to Valid Instruction In		312		5t <sub>CLL</sub> -80	ns
	PSEN Low to Address Float		10		10	ns
t <sub>R</sub>	RD Pulse Width	400		6t <sub>CLL</sub> -100		ns
t <sub>W</sub>	WR Pulse Width	400		6t <sub>CLL</sub> -100		ns
	RD Low to Valid Data In		252		5t <sub>CLL</sub> -90	ns
	Data Hold After RD	0		0		ns
	Data Float After RD		97		2t <sub>CLL</sub> -28	ns
	ALE Low to Valid Data In		517		8t <sub>CLL</sub> -150	ns
	Address to Valid Data In		585		9t <sub>CLL</sub> -165	ns
	ALE Low to RD or WR Low	200	300	3t <sub>CLL</sub> -50	3t <sub>CLL</sub> +50	ns
	Address to RD or WR Low	203		4t <sub>CLL</sub> -75		ns
	Data Valid to WR Transition	23		t <sub>CLL</sub> -30		ns
	Data Valid to WR High	433		7t <sub>CLL</sub> -130		ns
	Data Hold After WR	39		t <sub>CLL</sub> -25		ns
	RD Low to Address Float		0		0	ns
	RD or WR High to ALE High	43	123	t <sub>CLL</sub> -25	t <sub>CLL</sub> +25	ns

**Internal Program Memory Read Cycle****External Data Memory Read Cycle**

## Internal Data Memory Write Cycle



## External Clock Drive Waveforms



## External Clock Drive


Item	Parameter	Min	Max	Units
CL	Oscillator Frequency	0	33	MHz
CL	Clock Period	30		ns
CL	High Time	12		ns
CL	Low Time	12		ns
CL	Rise Time		5	ns
CL	Fall Time		5	ns

## Serial Port Timing: Shift Register Mode Test Conditions


values in this table are valid for  $V_{CC} = 4.0V$  to  $5.5V$  and Load Capacitance =  $80\text{ pF}$ .

Symbol	Parameter	12 MHz Osc		Variable Oscillator		Units
		Min	Max	Min	Max	
$t_L$	Serial Port Clock Cycle Time	1.0		$12t_{CLCL}$		$\mu\text{s}$
$t_{DH}$	Output Data Setup to Clock Rising Edge	700		$10t_{CLCL}-133$		ns
$t_{DH}$	Output Data Hold After Clock Rising Edge	50		$2t_{CLCL}-80$		ns
$t_X$	Input Data Hold After Clock Rising Edge	0		0		ns
$t_V$	Clock Rising Edge to Input Data Valid		700		$10t_{CLCL}-133$	ns

## Shift Register Mode Timing Waveforms




## Testing Input/Output Waveforms<sup>(1)</sup>



1. AC Inputs during testing are driven at  $V_{CC} - 0.5\text{V}$  for a logic 1 and  $0.45\text{V}$  for a logic 0. Timing measurements are made at  $V_{IH}$  min. for a logic 1 and  $V_{IL}$  max. for a logic 0.

## Output Waveforms<sup>(1)</sup>



1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded  $V_{OH}/V_{OL}$  level occurs.

## dering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
24	4.0V to 5.5V	AT89S51-24AC	44A	Commercial (0°C to 70°C)
		AT89S51-24JC	44J	
		AT89S51-24PC	40P6	
	4.5V to 5.5V	AT89S51-24AI	44A	Industrial (-40°C to 85°C)
		AT89S51-24JI	44J	
		AT89S51-24PI	40P6	
33	4.5V to 5.5V	AT89S51-33AC	44A	Commercial (0°C to 70°C)
		AT89S51-33JC	44J	
		AT89S51-33PC	40P6	


 = Preliminary Availability

## Package Type


44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44-lead, Plastic J-leaded Chip Carrier (PLCC)
40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)

#### **Packaging Information**

**44A, 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)**  
Dimensions in Millimeters and (Inches)\*




**44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)**  
Dimensions in Inches and (Millimeters)



Controlling dimension: millimeters

**0P6, 40-pin, 0.600" Wide, Plastic Dual Inline  
Package (PDIP)**  
**Dimensions in Inches and (Millimeters)**  
**EDEC STANDARD MS-011 AC**



AT89S51

2467A-1001



## Atmel Headquarters

*Corporate Headquarters*  
325 Orchard Parkway  
San Jose, CA 95131  
TEL (408) 441-0311  
FAX (408) 487-2600

*Europe*  
Atmel Sarl  
Route des Arsenaux 41  
Case Postale 80  
CH-1705 Fribourg  
Switzerland  
TEL (41) 26-426-5555  
FAX (41) 26-426-5500

*Asia*  
Atmel Asia, Ltd.  
Room 1219  
hinachem Golden Plaza  
7 Mody Road Tsimshatsui  
West Kowloon  
Hong Kong  
TEL (852) 2721-9778  
FAX (852) 2722-1369

*Americas*  
Atmel Japan K.K.  
1, Tonetsu Shinkawa Bldg.  
24-8 Shinkawa  
Bunkyo-ku, Tokyo 104-0033  
Japan  
TEL (81) 3-3523-3551  
FAX (81) 3-3523-7581

## Atmel Product Operations

*Atmel Colorado Springs*  
1150 E. Cheyenne Mountain Blvd.  
Colorado Springs, CO 80908  
TEL (719) 576-3300  
FAX (719) 540-1759

*Atmel Grenoble*  
Avenue de Rochepleine  
BP 123  
38521 Saint-Egrève Cedex, France  
TEL (33) 4-7658-3000  
FAX (33) 4-7658-3480

*Atmel Heilbronn*  
Theresienstrasse 2  
POB 3535  
D-74025 Heilbronn, Germany  
TEL (49) 71 31 67 25 94  
FAX (49) 71 31 67 24 23

*Atmel Nantes*  
La Chantrerie  
BP 70602  
44306 Nantes Cedex 3, France  
TEL (33) 0 2 40 18 18 18  
FAX (33) 0 2 40 18 19 60

*Atmel Rousset*  
Zone Industrielle  
13106 Rousset Cedex, France  
TEL (33) 4-4253-6000  
FAX (33) 4-4253-6001

*Atmel Smart Card ICs*  
Scottish Enterprise Technology Park  
East Kilbride, Scotland G75 0QR  
TEL (44) 1355-357-000  
FAX (44) 1355-242-743

e-mail  
[literature@atmel.com](mailto:literature@atmel.com)

Web Site  
<http://www.atmel.com>

### Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty as detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors that may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

<sup>®</sup> is the registered trademark of Atmel.

<sup>™</sup> is the registered trademark of Intel Corporation. Terms and product names in this document may be trademarks of others.

Printed on recycled paper.

2487A-10/01/xM



# Data Sheet

## Light dependent resistors

NORP12 RS stock number 651-507  
NSL19-M51 RS stock number 596-141

Two cadmium sulphide (cdS) photoconductive cells with spectral responses similar to that of the human eye. The cell resistance falls with increasing light intensity. Applications include smoke detection, automatic lighting control, batch counting and burglar alarm systems.

### Guide to source illuminations

Light source	Illumination (Lux)
Moonlight	0.1
60W bulb at 1m	50
1W MES bulb at 0.1m	100
Fluorescent lighting	500
Bright sunlight	30,000

### Circuit symbol



### Electrical characteristics

T<sub>A</sub> = 25°C, 2854°K tungsten light source

Parameter	Conditions	Min.	Typ.	Max.	Units
Cell resistance	1000 lux	-	400	-	Ω
	10 lux	-	9	-	kΩ
Dark resistance	-	1.0	-	-	MΩ
Dark capacitance	-	-	3.5	-	pF
Rise time 1	1000 lux	-	2.8	-	ms
	10 lux	-	18	-	ms
Fall time 2	1000 lux	-	48	-	ms
	10 lux	-	120	-	ms

1. Dark to 110% R<sub>d</sub>


2. To 10 × R<sub>d</sub>

R<sub>d</sub> = photocell resistance under given illumination.

### Features

- Wide spectral response
- Low cost
- Wide ambient temperature range

### Dimensions



### Light memory characteristics

Light dependent resistors have a particular property in that they remember the lighting conditions in which they have been stored. This memory effect can be minimised by storing the LDRs in light prior to use. Light storage reduces equilibrium time to reach steady resistance values.

### NORP12 (RS stock no. 651-507)

#### Absolute maximum ratings

Voltage, ac or dc peak	320V
Current	75mA
Power dissipation at 30°C	250mW
Operating temperature range	-60°C to +75°C

Figure 1 Power dissipation derating




Figure 3 Resistance as a function of illumination



\* $1\text{Flc}=10.764$  lumens

Figure 2 Spectral response



**Absolute maximum ratings**

Voltage, ac or dc peak \_\_\_\_\_ 100V  
 Current \_\_\_\_\_ 5mA  
 Power dissipation at 25°C \_\_\_\_\_ 50mW\*  
 Operating temperature range \_\_\_\_\_ -25°C +75°C

\*Derate linearly from 50mW at 25°C to 0W at 75°C.

**Electrical characteristics**

Parameter	Conditions	Min.	Typ.	Max.	Units
Cell resistance	10 lux	20	-	100	kΩ
	100 lux	-	5	-	kΩ
Dark resistance	10 lux after 10 sec	20	-	-	MΩ
Spectral response	-	-	550	-	nm
Rise time	10fc	-	45	-	ms
Fall time	10fc	-	55	-	ms

Figure 4 Resistance as a function illumination







Figure 5 Spectral response




## Typical application circuits

Figure 6 Sensitive light operated relay




Relay energised when light level increases above the level set by VR<sub>1</sub>.

Figure 9 Logarithmic law photographic light meter




Typical value  $R^1 = 100\text{k}\Omega$   
 $R^2 = 200\text{k}\Omega$  preset to give two overlapping ranges.  
 (Calibration should be made against an accurate meter.)

Figure 7 Light interruption detector




Relay energised when light level drops below the level set by VR<sub>1</sub>.

Figure 10 Extremely sensitive light operated relay



(Relay energised when light exceeds preset level.)  
 Incorporates a balancing bridge and op-amp. R<sub>1</sub> and NORP12 may be interchanged for the reverse function.

Figure 8 Automatic light circuit



just turn-on point with VR<sub>1</sub>.

Information provided in RS technical literature is believed to be accurate and reliable; however, RS Components assumes no responsibility for inaccuracies or for the use of this information, and all use of such information shall be entirely at the user's own risk.  
 Responsibility is assumed by RS Components for any infringements of patents or other rights of third parties which may result from its use.  
 Applications shown in RS Components technical literature are subject to change without notice.

## LM386

### Low Voltage Audio Power Amplifier

#### General Description

The LM386 is a power amplifier designed for use in low voltage consumer applications. The gain is internally set to 20 to keep external part count low, but the addition of an external resistor and capacitor between pins 1 and 8 will increase the gain to any value from 20 to 200.

The inputs are ground referenced while the output automatically biases to one-half the supply voltage. The quiescent power drain is only 24 milliwatts when operating from a 6 volt supply, making the LM386 ideal for battery operation.


#### Features

- Battery operation
- Minimum external parts
- Wide supply voltage range: 4V–12V or 5V–18V
- Low quiescent current drain: 4mA
- Voltage gains from 20 to 200
- Ground referenced input
- Self-centering output quiescent voltage
- Low distortion: 0.2% ( $A_v = 20$ ,  $V_B = 6V$ ,  $R_L = 8\Omega$ ,  $P_o = 125mW$ ,  $f = 1kHz$ )
- Available in 8 pin MSOP package


#### Applications

- AM-FM radio amplifiers
- Portable tape player amplifiers
- Intercoms
- TV sound systems
- Line drivers
- Ultrasonic drivers
- Small servo drivers
- Power converters

#### Equivalent Schematic and Connection Diagrams



**Small Outline,  
Molded Mini Small Outline,  
and Dual-In-Line Packages**



**Top View**  
**Order Number LM386M-1,  
 LM386MM-1, LM386N-1,  
 LM386N-3 or LM386N-4  
 See NS Package Number  
 M08A, MUA08A or N08E**

**Absolute Maximum Ratings** (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (LM386N-1, -3, LM386M-1)	15V	Dual-In-Line Package Soldering (10 sec)	+260°C
Supply Voltage (LM386N-4)	22V	Small Outline Package (SOIC and MSOP) Vapor Phase (60 sec)	+215°C
Package Dissipation (Note 3)		Infrared (15 sec)	+220°C
(LM386N)	1.25W	See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.	
(LM386M)	0.73W	Thermal Resistance	
(LM386MM-1)	0.595W	$\theta_{JC}$ (DIP) 37°C/W	
Input Voltage	$\pm 0.4V$	$\theta_{JA}$ (DIP) 107°C/W	
Storage Temperature	-65°C to +150°C	$\theta_{JC}$ (SO Package) 35°C/W	
Operating Temperature	0°C to +70°C	$\theta_{JA}$ (SO Package) 172°C/W	
Junction Temperature	+150°C	$\theta_{JA}$ (MSOP) 210°C/W	
Soldering Information		$\theta_{JC}$ (MSOP) 56°C/W	

**Electrical Characteristics** (Notes 1, 2)

$T_A = 25^\circ\text{C}$

Parameter	Conditions	Min	Typ	Max	Units
Operating Supply Voltage ( $V_S$ ) LM386N-1, -3, LM386M-1, LM386MM-1 LM386N-4		4		12	V
		5		18	V
Quiescent Current ( $I_Q$ )	$V_S = 6V, V_{IN} = 0$		4	8	mA
Output Power ( $P_{OUT}$ ) LM386N-1, LM386M-1, LM386MM-1 LM386N-3 LM386N-4	$V_S = 6V, R_L = 8\Omega, THD = 10\%$ $V_S = 9V, R_L = 8\Omega, THD = 10\%$ $V_S = 18V, R_L = 32\Omega, THD = 10\%$	250 500 700	325 700 1000		mW
Voltage Gain ( $A_V$ )	$V_S = 6V, f = 1\text{ kHz}$ 10 $\mu\text{F}$ from Pin 1 to 8		26 46		dB dB
Bandwidth (BW)	$V_S = 6V, \text{Pins 1 and 8 Open}$		300		kHz
Total Harmonic Distortion (THD)	$V_S = 6V, R_L = 8\Omega, P_{OUT} = 125\text{ mW}$ $f = 1\text{ kHz}, \text{Pins 1 and 8 Open}$		0.2		%
Power Supply Rejection Ratio (PSRR)	$V_S = 6V, f = 1\text{ kHz}, C_{BYPASS} = 10\text{ }\mu\text{F}$ Pins 1 and 8 Open, Referred to Output		50		dB
Input Resistance ( $R_{IN}$ )			50		k $\Omega$
Input Bias Current ( $I_{BIAS}$ )	$V_S = 6V, \text{Pins 2 and 3 Open}$		250		nA

Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and 1) a thermal resistance of 107°C/W junction to ambient for the dual-in-line package and 2) a thermal resistance of 172°C/W for the small outline package.

## Application Hints

### GAIN CONTROL

To make the LM386 a more versatile amplifier, two pins (1 and 8) are provided for gain control. With pins 1 and 8 open the 1.35 k $\Omega$  resistor sets the gain at 20 (26 dB). If a capacitor is put from pin 1 to 8, bypassing the 1.35 k $\Omega$  resistor, the gain will go up to 200 (46 dB). If a resistor is placed in series with the capacitor, the gain can be set to any value from 20 to 200. Gain control can also be done by capacitively coupling a resistor (or FET) from pin 1 to ground.

Additional external components can be placed in parallel with the internal feedback resistors to tailor the gain and frequency response for individual applications. For example, one can compensate poor speaker bass response by frequency shaping the feedback path. This is done with a series C from pin 1 to 5 (paralleling the internal 15 k $\Omega$  resistor), or 6 dB effective base boost:  $R = 15\text{ k}\Omega$ , the lowest value for good stable operation is  $R = 10\text{ k}\Omega$  if pin 8 is open. If pins 1 and 8 are bypassed then  $R$  as low as 2 k $\Omega$  can be used. This restriction is because the amplifier is only compensated for closed-loop gains greater than 9.

LM386


### INPUT BIASING

The schematic shows that both inputs are biased to ground with a 50 k $\Omega$  resistor. The base current of the input transistors is about 250 nA, so the inputs are at about 12.5 mV when left open. If the dc source resistance driving the LM386 is higher than 250 k $\Omega$  it will contribute very little additional offset (about 2.5 mV at the input, 50 mV at the output). If the dc source resistance is less than 10 k $\Omega$ , then shorting the unused input to ground will keep the offset low (about 2.5 mV at the input, 50 mV at the output). For dc source resistances between these values we can eliminate excess offset by putting a resistor from the unused input to ground, equal in value to the dc source resistance. Of course all offset problems are eliminated if the input is capacitively coupled.


When using the LM386 with higher gains (bypassing the 1.35 k $\Omega$  resistor between pins 1 and 8) it is necessary to bypass the unused input, preventing degradation of gain and possible instabilities. This is done with a 0.1  $\mu\text{F}$  capacitor or a short to ground depending on the dc source resistance on the driven input.

## Typical Performance Characteristics


Quiescent Supply Current vs Supply Voltage




Power Supply Rejection Ratio (Referred to the Output) vs Frequency




Peak-to-Peak Output Voltage Swing vs Supply Voltage




Voltage Gain vs Frequency




Distortion vs Frequency




Distortion vs Output Power




Device Dissipation vs Output Power—4Ω Load



Device Dissipation vs Output Power—8Ω Load




Device Dissipation vs Output Power—16Ω Load




## Typical Applications


Amplifier with Gain = 20  
Minimum Parts




Amplifier with Gain = 50




Amplifier with Gain = 200




Low Distortion Power Wienbridge Oscillator



Amplifier with Bass Boost




Square Wave Oscillator




## Typical Applications (Continued)

Frequency Response with Bass Boost



AM Radio Power Amplifier




Note 4: Twist Supply lead and supply ground very lightly.

Note 5: Twist speaker lead and ground very tightly.

Note 6: Ferrite bead in Ferroxcube K5-001-001/3B with 3 turns of wire.


Note 7: R1C1 band limits input signals.

Note 8: All components must be spaced very closely to IC.




SO Package (M)  
Order Number LM386M-1  
NS Package Number M08A

## Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



8-Lead (0.118" Wide) Molded Mini Small Outline Package  
Order Number LM386MM-1  
NS Package Number MUA08A

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



**Dual-In-Line Package (N)**  
Order Number LM386N-1, LM386N-3 or LM386N-4  
**NS Package Number N08E**

### **SUPPORT POLICY**

TIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT  
VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL  
INSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

ife support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

<b>National Semiconductor</b> Corporation <b>Americas</b> Tel: 1-800-272-9999 Fax: 1-900-737-7018 Email: support@nsc.com www.national.com	<b>National Semiconductor</b> <b>Europe</b> Fax: +49 (0) 180-530 85 88 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 8508 6208 English Tel: +44 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 6790	<b>National Semiconductor</b> <b>Aeis Pacific Customer Response Group</b> Tel: 65-2344466 Fax: 65-2504468 Email: ap.support@nsc.com	<b>National Semiconductor</b> <b>Japan Ltd.</b> Tel: 81 3 5630-7580 Fax: 81 3 5630-7507
---	--	---	--

NEC does not assume any responsibility for use of any circuitry described. No circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

# DATA SHEET



## PCF8591 8-bit A/D and D/A converter

Product specification

Supersedes data of 1997 Apr 02

File under Integrated Circuits, IC12

1998 Jul 02

Philips  
Semiconductors



**PHILIPS**

**8-bit A/D and D/A converter****PCF8591****CONTENTS**

FEATURES	
APPLICATIONS	
GENERAL DESCRIPTION	
ORDERING INFORMATION	
BLOCK DIAGRAM	
PINNING	
FUNCTIONAL DESCRIPTION	
1 Addressing	
2 Control byte	
3 D/A conversion	
1 A/D conversion	
3 Reference voltage	
3 Oscillator	
CHARACTERISTICS OF THE I <sup>2</sup> C-BUS	
Bit transfer	
Start and stop conditions	
System configuration	
Acknowledge	
I <sup>2</sup> C-bus protocol	
LIMITING VALUES	
HANDLING	
DC CHARACTERISTICS	
D/A CHARACTERISTICS	
A/D CHARACTERISTICS	
AC CHARACTERISTICS	
APPLICATION INFORMATION	
PACKAGE OUTLINES	
SOLDERING	
1 Introduction	
2 DIP	
2.1 Soldering by dipping or by wave	
2.2 Repairing soldered joints	
1 SO	
1.1 Reflow soldering	
1.2 Wave soldering	
1.3 Repairing soldered joints	
DEFINITIONS	
LIFE SUPPORT APPLICATIONS	
PURCHASE OF PHILIPS I <sup>2</sup> C COMPONENTS	

## 8-bit A/D and D/A converter

PCF8591

## FEATURES

- Single power supply
- Operating supply voltage 2.5 V to 6 V
- Low standby current
- Serial input/output via I<sup>2</sup>C-bus
- Address by 3 hardware address pins
- Sampling rate given by I<sup>2</sup>C-bus speed
- 4 analog inputs programmable as single-ended or differential inputs
- Auto-incremented channel selection
- Analog voltage range from V<sub>SS</sub> to V<sub>DD</sub>
- On-chip track and hold circuit
- 8-bit successive approximation A/D conversion
- Multiplying DAC with one analog output.

## APPLICATIONS

- Closed loop control systems
- Low power converter for remote data acquisition
- Battery operated equipment
- Acquisition of analog values in automotive, audio and TV applications.

## ORDERING INFORMATION


TYPE NUMBER	PACKAGE		
	NAME	DESCRIPTION	VERSION
PCF8591P	DIP16	plastic dual in-line package; 16 leads (300 mil); long body	SOT38-1
PCF8591T	SO16	plastic small outline package; 16 leads; body width 7.5 mm	SOT162-1



## 3 GENERAL DESCRIPTION

The PCF8591 is a single-chip, single-supply low power 8-bit CMOS data acquisition device with four analog inputs, one analog output and a serial I<sup>2</sup>C-bus interface. Three address pins A<sub>0</sub>, A<sub>1</sub> and A<sub>2</sub> are used for programming the hardware address, allowing the use of up to eight devices connected to the I<sup>2</sup>C-bus without additional hardware. Address, control and data to and from the device are transferred serially via the two-line bidirectional I<sup>2</sup>C-bus.

The functions of the device include analog input multiplexing, on-chip track and hold function, 8-bit analog-to-digital conversion and an 8-bit digital-to-analog conversion. The maximum conversion rate is given by the maximum speed of the I<sup>2</sup>C-bus.



5 BLOCK DIAGRAM

8-bit A/D and D/A converter PCF859

Philips Semiconductors Product specific 7286071

## 8-bit A/D and D/A converter

PCF8591

## PINNING

SYMBOL	PIN	DESCRIPTION
JNO	1	analog inputs (A/D converter)
JN1	2	
JN2	3	
JN3	4	
.0	5	hardware address
.1	6	
2	7	
ss	8	negative supply voltage
DA	9	I <sup>2</sup> C-bus data input/output
CL	10	I <sup>2</sup> C-bus clock input
SC	11	oscillator input/output
XT	12	external/internal switch for oscillator input
GND	13	analog ground
REF	14	voltage reference input
OUT	15	analog output (D/A converter)
VDD	16	positive supply voltage




Fig.2 Pinning diagram.

## 8-bit A/D and D/A converter

## PCF8591

## FUNCTIONAL DESCRIPTION

## 1 Addressing

Each PCF8591 device in an I<sup>2</sup>C-bus system is activated by sending a valid address to the device. The address consists of a fixed part and a programmable part. The programmable part must be set according to the address pins A0, A1 and A2. The address always has to be sent as the first byte after the start condition in the I<sup>2</sup>C-bus protocol. The last bit of the address byte is the ad/write-bit which sets the direction of the following data transfer (see Figs 3, 15 and 16).




Fig.3 Address byte.

## 7.2 Control byte

The second byte sent to a PCF8591 device will be stored in its control register and is required to control the device function.


The upper nibble of the control register is used for enabling the analog output, and for programming the analog inputs as single-ended or differential inputs. The lower nibble selects one of the analog input channels defined by the upper nibble (see Fig.4). If the auto-increment flag is set the channel number is incremented automatically after each A/D conversion.

If the auto-increment mode is desired in applications where the internal oscillator is used, the analog output enable flag in the control byte (bit 6) should be set. This allows the internal oscillator to run continuously, thereby preventing conversion errors resulting from oscillator start-up delay. The analog output enable flag may be reset at other times to reduce quiescent power consumption.

The selection of a non-existing input channel results in the highest available channel number being allocated. Therefore, if the auto-increment flag is set, the next selected channel will be always channel 0. The most significant bits of both nibbles are reserved for future functions and have to be set to 0. After a Power-on reset condition all bits of the control register are reset to 0. The D/A converter and the oscillator are disabled for power saving. The analog output is switched to a high-impedance state.

## 8-bit A/D and D/A converter

PCF8591



7280961

Fig.4 Control byte.

## 8-bit A/D and D/A converter

## PCF8591

## 3 D/A conversion

The third byte sent to a PCF8591 device is stored in the AC data register and is converted to the corresponding analog voltage using the on-chip D/A converter. This D/A converter consists of a resistor divider chain connected to an external reference voltage with 256 taps and selection switches. The tap-decoder switches one of these taps to the DAC output line (see Fig.5).

The analog output voltage is buffered by an auto-zeroed unity gain amplifier. This buffer amplifier may be switched on or off by setting the analog output enable flag of the control register. In the active state the output voltage is valid until a further data byte is sent.

The on-chip D/A converter is also used for successive approximation A/D conversion. In order to release the DAC for an A/D conversion cycle the unity gain amplifier is equipped with a track and hold circuit. This circuit holds the output voltage while executing the A/D conversion.

The output voltage supplied to the analog output AOUT is given by the formula shown in Fig.6. The waveforms of a D/A conversion sequence are shown in Fig.7.




Fig.5 DAC resistor divider chain.

## 8-bit A/D and D/A converter

PCF8591




Fig.6 DAC data and DC conversion characteristics.




Fig.7 D/A conversion sequence.

## 8-bit A/D and D/A converter

PCF8591

## 4 A/D conversion

The A/D converter makes use of the successive approximation conversion technique. The on-chip D/A converter and a high-gain comparator are used temporarily during an A/D conversion cycle.

An A/D conversion cycle is always started after sending a valid read mode address to a PCF8591 device. The A/D conversion cycle is triggered at the trailing edge of the knowledge clock pulse and is executed while transmitting the result of the previous conversion (see Fig. 8).

Once a conversion cycle is triggered an input voltage sample of the selected channel is stored on the chip and is converted to the corresponding 8-bit binary code. Samples taken up from differential inputs are converted to an 8-bit 2's complement code (see Figs 9 and 10).

The conversion result is stored in the ADC data register and awaits transmission. If the auto-increment flag is set the next channel is selected.

The first byte transmitted in a read cycle contains the conversion result code of the previous read cycle. After a Power-on reset condition the first byte read is a hexadecimal 80. The protocol of an I<sup>2</sup>C-bus read cycle is shown in Chapter 8, Figs 15 and 16.

The maximum A/D conversion rate is given by the actual speed of the I<sup>2</sup>C-bus.




Fig.8 A/D conversion sequence.

## 8-bit A/D and D/A converter

PCF8591




Fig.9 A/D conversion characteristics of single-ended inputs.




Fig.10 A/D conversion characteristics of differential inputs.

## 8-bit A/D and D/A converter

## PCF8591

### 5 Reference voltage

For the D/A and A/D conversion either a stable external voltage reference or the supply voltage has to be applied to the resistor divider chain (pins V<sub>REF</sub> and AGND). The AGND pin has to be connected to the system analog ground and may have a DC off-set with reference to V<sub>SS</sub>.

A low frequency may be applied to the V<sub>REF</sub> and AGND pins. This allows the use of the D/A converter as a one-quadrant multiplier; see Chapter 15 and Fig.6.

The A/D converter may also be used as a one or two quadrant analog divider. The analog input voltage is divided by the reference voltage. The result is converted to binary code. In this application the user has to keep the reference voltage stable during the conversion cycle.

### 7.6 Oscillator

An on-chip oscillator generates the clock signal required for the A/D conversion cycle and for refreshing the auto-zeroed buffer amplifier. When using this oscillator the EXT pin has to be connected to V<sub>SS</sub>. At the OSC pin the oscillator frequency is available.

If the EXT pin is connected to V<sub>DD</sub> the oscillator output OSC is switched to a high-impedance state allowing the user to feed an external clock signal to OSC.

## 8-bit A/D and D/A converter

PCF8591

CHARACTERISTICS OF THE I<sup>2</sup>C-BUS

The I<sup>2</sup>C-bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

## 1 Bit transfer

The data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal.




Fig.11 Bit transfer.

## Start and stop conditions

The data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH, is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH, is defined as the stop condition (P).




Fig.12 Definition of START and STOP condition.

## 8-bit A/D and D/A converter

PCF8591

## 3 System configuration

A device generating a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls a message is the 'master' and the devices which are controlled by the master are the 'slaves'.





Fig.13 System configuration.

## Acknowledge

The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited. Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the slave transmitter whereas the master also generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.

Fig.14 Acknowledgement on the I<sup>2</sup>C-bus.

## 8-bit A/D and D/A converter

## PCF8591

5 I<sup>2</sup>C-bus protocol

After a start condition a valid hardware address has to be sent to a PCF8591 device. The read/write bit defines the direction of the following single or multiple byte data transfer. For the format and the timing of the start condition (S), the stop condition (P) and the acknowledge bit (A) refer to the I<sup>2</sup>C-bus characteristics. In the write mode a data transfer is terminated by sending either a stop condition or the start condition of the next data transfer.




Fig.15 Bus protocol for write mode, D/A conversion.




Fig.16 Bus protocol for read mode, A/D conversion.

## 8-bit A/D and D/A converter

PCF8591

**LIMITING VALUES**

according to the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$V_{DD}$	supply voltage (pin 16)	-0.5	+8.0	V
$I_i$	input voltage (any input)	-0.5	$V_{DD} + 0.5$	V
$I_{DC}$	DC input current	-	$\pm 10$	mA
$I_{DC}$	DC output current	-	$\pm 20$	mA
$I_{DSS}$	$V_{DD}$ or $V_{SS}$ current	-	$\pm 50$	mA
$I_{tot}$	total power dissipation per package	-	300	mW
$I_o$	power dissipation per output	-	100	mW
$T_{amb}$	operating ambient temperature	-40	+85	°C
$T_g$	storage temperature	-65	+150	°C

**HANDLING**

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is advisable to take precautions appropriate to handling MOS devices. Advice can be found in Data Handbook IC12 under "Handling MOS Devices".

## 8-bit A/D and D/A converter

PCF8591

## DC CHARACTERISTICS

 $V_{DD} = 2.5 \text{ V to } 6 \text{ V}$ ;  $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>Supply</b>						
$V_{DD}$	supply voltage (operating)		2.5	-	6.0	V
$I_D$	supply current					
	standby	$V_I = V_{SS} \text{ or } V_{DD}$ ; no load	-	1	15	$\mu\text{A}$
	operating, AOUT off	$f_{SCL} = 100 \text{ kHz}$	-	125	250	$\mu\text{A}$
	operating, AOUT active	$f_{SCL} = 100 \text{ kHz}$	-	0.45	1.0	mA
$V_{POR}$	Power-on reset level	note 1	0.8	-	2.0	V
<b>Digital Inputs/Output: SCL, SDA, A0, A1, A2</b>						
$V_L$	LOW level input voltage		0	-	$0.3 \times V_{DD}$	V
$V_H$	HIGH level input voltage		$0.7 \times V_{DD}$	-	$V_{DD}$	V
$I_L$	leakage current					
	A0, A1, A2	$V_I = V_{SS} \text{ to } V_{DD}$	-250	-	+250	nA
	SCL, SDA	$V_I = V_{SS} \text{ to } V_{DD}$	-1	-	+1	$\mu\text{A}$
input capacitance			-	-	5	pF
$I_{OL}$	LOW level SDA output current	$V_{OL} = 0.4 \text{ V}$	3.0	-	-	mA
<b>Reference Voltage Inputs</b>						
$V_{REF}$	reference voltage	$V_{REF} > V_{AGND}$ ; note 2	$V_{SS} + 1.6$	-	$V_{DD}$	V
$V_{GND}$	analog ground voltage	$V_{REF} > V_{AGND}$ ; note 2	$V_{SS}$	-	$V_{DD} - 0.8$	V
input leakage current			-250	-	+250	nA
$R_{REF}$	input resistance	pins $V_{REF}$ and AGND	-	100	-	k $\Omega$
<b>Oscillator: OSC, EXT</b>						
input leakage current			-	-	250	nA
$C_{OSC}$	oscillator frequency		0.75	-	1.25	MHz

## Notes

The power on reset circuit resets the I<sup>2</sup>C-bus logic when  $V_{DD}$  is less than  $V_{POR}$ .

A further extension of the range is possible, if the following conditions are fulfilled:

$$\frac{V_{REF} + V_{AGND}}{2} \geq 0.8 \text{ V}, V_{DD} - \frac{V_{REF} + V_{AGND}}{2} \geq 0.4 \text{ V}$$

## 8-bit A/D and D/A converter

PCF8591

## D/A CHARACTERISTICS

$V_{DD} = 5.0 \text{ V}$ ;  $V_{SS} = 0 \text{ V}$ ;  $V_{REF} = 5.0 \text{ V}$ ;  $V_{AGND} = 0 \text{ V}$ ;  $R_L = 10 \text{ k}\Omega$ ;  $C_L = 100 \text{ pF}$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>analog output</b>						
OA	output voltage	no resistive load	$V_{SS}$	-	$V_{DD}$	V
		$R_L = 10 \text{ k}\Omega$	$V_{SS}$	-	$0.9 \times V_{DD}$	V
O	output leakage current	AOUT disabled	-	-	250	nA
<b>accuracy</b>						
S <sub>a</sub>	offset error	$T_{amb} = 25^\circ\text{C}$	-	-	50	mV
	linearity error		-	-	$\pm 1.5$	LSB
	gain error	no resistive load	-	-	1	%
AC	settling time	to $\frac{1}{2}$ LSB full scale step	-	-	90	$\mu\text{s}$
AC	conversion rate		-	-	11.1	kHz
IRR	supply noise rejection ratio	$f = 100 \text{ Hz}$ ; $V_{DDN} = 0.1 \times V_{PP}$	-	40	-	dB



## A/D CHARACTERISTICS

$V_{DD} = 5.0 \text{ V}$ ;  $V_{SS} = 0 \text{ V}$ ;  $V_{REF} = 5.0 \text{ V}$ ;  $V_{AGND} = 0 \text{ V}$ ;  $R_S = 10 \text{ k}\Omega$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
<b>analog inputs</b>						
	analog input voltage		$V_{SS}$	-	$V_{DD}$	V
	analog input leakage current		-	-	100	nA
	analog input capacitance		-	10	-	pF
	differential input capacitance		-	10	-	pF
	single-ended voltage	measuring range	$V_{AGND}$	-	$V_{REF}$	V
	differential voltage	measuring range; $V_{FS} = V_{REF} - V_{AGND}$	$\frac{-V_{FS}}{2}$	-	$\frac{+V_{FS}}{2}$	V
<b>accuracy</b>						
#	offset error	$T_{amb} = 25^\circ\text{C}$	-	-	20	mV
	linearity error		-	-	$\pm 1.5$	LSB
	gain error		-	-	1	%
#	small-signal gain error	$\Delta V_i = 16 \text{ LSB}$	-	-	5	%
RR	common-mode rejection ratio		-	80	-	dB
RR	supply noise rejection ratio	$f = 100 \text{ Hz}$ ; $V_{DDN} = 0.1 \times V_{PP}$	-	40	-	dB
	conversion time		-	-	90	$\mu\text{s}$
	sampling/conversion rate		-	-	11.1	kHz



## 8-bit A/D and D/A converter

PCF8591

(a) Internal oscillator;  $T_{\text{amb}} = +27^\circ\text{C}$ .

(b) External oscillator.

Fig.17 Operating supply current as a function of supply voltage (analog output disabled).

(a) Output impedance near negative power rail;  $T_{\text{amb}} = +27^\circ\text{C}$ .(b) Output impedance near positive power rail;  $T_{\text{amb}} = +27^\circ\text{C}$ .

The x-axis represents the hex input-code equivalent of the output voltage.

Fig.18 Output impedance of analog output buffer (near power rails).

## 8-bit A/D and D/A converter

PCF8591


## 1 AC CHARACTERISTICS

Timing values are valid within the operating supply voltage and ambient temperature range and reference to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
<b>C-bus timing (see Fig.19; note 1)</b>					
CL	SCL clock frequency	-	-	100	kHz
P	tolerable spike width on bus	-	-	100	ns
UF	bus free time	4.7	-	-	μs
U STA	START condition set-up time	4.7	-	-	μs
D STA	START condition hold time	4.0	-	-	μs
tW	SCL LOW time	4.7	-	-	μs
tH	SCL HIGH time	4.0	-	-	μs
SCL and SDA rise time		-	-	1.0	μs
SCL and SDA fall time		-	-	0.3	μs
t DAT	data set-up time	250	-	-	ns
t HDAT	data hold time	0	-	-	ns
t DAT	SCL LOW-to-data out valid	-	-	3.4	μs
t STO	STOP condition set-up time	4.0	-	-	μs

ie

A detailed description of the I<sup>2</sup>C-bus specification, with applications, is given in brochure "The I<sup>2</sup>C-bus and how to use it". This brochure may be ordered using the code 9398 393 40011.



## 8-bit A/D and D/A converter

PCF8591

## APPLICATION INFORMATION

pins must be connected to  $V_{SS}$  or  $V_{DD}$  when not in use. Analog inputs may also be connected to AGND or  $V_{REF}$  in order to prevent excessive ground and supply noise and to minimize cross-talk of the digital to analog signal paths. The user has to design the printed-circuit board layout very carefully. Supply lines common to a PCF8591 device and noisy digital circuits and ground loops should be avoided. Decoupling capacitors ( $>10\ \mu F$ ) are recommended for power supply and reference voltage inputs.




Fig.20 Application diagram.


## 8-bit A/D and D/A converter

PCF8591

## I PACKAGE OUTLINES

P16: plastic dual in-line package; 16 leads (300 mil); long body

SOT38-1



DIMENSIONS (Inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A1 min.	A2 max.	b	b <sub>1</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.7	0.51	3.7	1.40 1.14	0.53 0.38	0.32 0.23	21.8 21.4	6.48 6.20	2.54	7.62	3.9 3.4	8.25 7.80	9.5 8.3	0.254	2.2
inches	0.19	0.020	0.15	0.055 0.045	0.021 0.015	0.013 0.009	0.86 0.84	0.26 0.24	0.10	0.30	0.15 0.13	0.32 0.31	0.37 0.33	0.01	0.067

Note:

Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT38-1	050G08	MO-001AE				92-10-02 95-01-19

## 8-bit A/D and D/A converter

PCF8591

D16: plastic small outline package; 16 leads; body width 7.5 mm

SOT162-1



DIMENSIONS (Inch dimensions are derived from the original mm dimensions)

JNT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	a	H <sub>E</sub>	L	L <sub>p</sub>	a	v	w	y	z <sup>(1)</sup>	θ
mm	2.65 0.10	0.30 2.25	2.45 0.25	0.25	0.48 0.36	0.32 0.23	10.5 10.1	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.26	0.26	0.1	0.9 0.4	90° 0°
inch	0.10 0.004	0.012 0.008	0.096 0.008	0.01	0.019 0.014	0.013 0.009	0.41 0.40	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	

Note:

Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	ESAJ			
SOT162-1	075E03	MS-013AA				-95-01-24 97-05-22

## 8-bit A/D and D/A converter

PCF8591

### 1 SOLDERING

#### 1.1 Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on a printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. More in-depth account of soldering ICs can be found in "Data Handbook IC26; Integrated Circuit Packages" (order code 8398 652 90011).

### 2 DIP

#### 2.1 SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 10 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the certified maximum storage temperature ( $T_{stg\ max}$ ). If the printed-circuit board has been pre-heated, forced cooling will be necessary immediately after soldering to keep the temperature within the permissible limit.

#### 2.2 REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

### SO

#### 1.1 REFLOW SOLDERING

Wave soldering techniques are suitable for all SO packages.

Wave soldering requires solder paste (a suspension of solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or sure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

#### 17.3.2 WAVE SOLDERING

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### 17.3.3 REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

## 8-bit A/D and D/A converter

PCF8591

**I DEFINITIONS****Data sheet status**

Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.

**Limiting values**

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information**

Where application information is given, it is advisory and does not form part of the specification.

**LIFE SUPPORT APPLICATIONS**

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such proper use or sale.

**PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS**

Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

## 74HC/HCT132 Quad 2-input NAND Schmitt trigger

Product specification

September 1993

File under Integrated Circuits, IC06

philips  
semiconductors



**PHILIPS**

**Quad 2-input NAND Schmitt trigger****74HC/HCT132****FEATURES**

- Output capability: standard
- I<sub>CC</sub> category: SSI

**GENERAL DESCRIPTION**

The 74HC/HCT132 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT132 contain four 2-input NAND gates which accept standard input signals. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals.

The gate switches at different points for positive and negative-going signals. The difference between the positive voltage V<sub>T+</sub> and the negative voltage V<sub>T-</sub> is defined as the hysteresis voltage V<sub>H</sub>.

**QUICK REFERENCE DATA**

GND = 0 V; T<sub>amb</sub> = 25 °C; t<sub>r</sub> = t<sub>f</sub> = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nA, nB to nY	C <sub>L</sub> = 15 pF; V <sub>CC</sub> = 5 V	11	17	ns
C <sub>I</sub>	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	24	20	pF

**Notes**

- C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in  $\mu$ W):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

$\sum (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

For HC the condition is V<sub>I</sub> = GND to V<sub>CC</sub>

For HCT the condition is V<sub>I</sub> = GND to V<sub>CC</sub> - 1.5 V

**ORDERING INFORMATION**

See "74HC/HCT/HCU/HCMOS Logic Package Information".

## Quad 2-input NAND Schmitt trigger

74HC/HCT132

## PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 4, 9, 12	1A to 4A	data inputs
2, 5, 10, 13	1B to 4B	data inputs
3, 6, 8, 11	1Y to 4Y	data outputs
7	GND	ground (0 V)
14	V <sub>CC</sub>	positive supply voltage




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.




Fig.4 Functional diagram.




Fig.5 Logic diagram (one Schmitt trigger).

## FUNCTION TABLE

INPUTS		OUTPUT
nA	nB	nY
L	L	H
L	H	H
H	L	H
H	H	L

## Notes

- 1. H = HIGH voltage level
- L = LOW voltage level

## APPLICATIONS

- Wave and pulse shapers
- Astable multivibrators
- Monostable multivibrators

## Quad 2-input NAND Schmitt trigger

74HC/HCT132

## DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Transfer characteristics are given below.

Output capability: standard

Icc category: SSI

## Transfer characteristics for 74HC

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS		
		74HC								V <sub>CC</sub> (V)	WAVEFORMS	
		+25			-40 to +85		-40 to +125					
V <sub>T+</sub>	positive-going threshold	min.	typ.	max.	min.	max.	min.	max.		2.0	Figs 6 and 7	
		0.7	1.18	1.5	0.7	1.5	0.7	1.5		4.5		
		1.7	2.38	3.15	1.7	3.15	1.7	3.15		6.0		
V <sub>T-</sub>	negative-going threshold	0.3	0.63	1.0	0.3	1.0	0.3	1.0	V	2.0	Figs 6 and 7	
		0.9	1.87	2.2	0.9	2.2	0.9	2.2		4.5		
		1.2	2.26	3.0	1.2	3.0	1.2	3.0		6.0		
V <sub>H</sub>	hysteresis (V <sub>T+</sub> - V <sub>T-</sub> )	0.2	0.55	1.0	0.2	1.0	0.2	1.0	V	2.0	Figs 6 and 7	
		0.4	0.71	1.4	0.4	1.4	0.4	1.4		4.5		
		0.8	0.88	1.8	0.8	1.8	0.8	1.8		6.0		

## AC CHARACTERISTICS FOR 74HC

ND = 0 V; t<sub>f</sub> = t<sub>r</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS		
		74HC								V <sub>CC</sub> (V)	WAVEFORMS	
		+25			-40 TO +85		-40 TO +125					
t <sub>PLH</sub> /t <sub>PHL</sub>	propagation delay nA, nB to nY	36	125		155		190		ns	2.0	Fig.13	
		13	25		31		38			4.5		
		10	21		26		32			6.0		
t <sub>TLH</sub> /t <sub>LTH</sub>	output transition time	19	75		95		110		ns	2.0	Fig.13	
		7	15		19		22			4.5		
		6	13		16		19			6.0		

## Quad 2-input NAND Schmitt trigger

74HC/HCT132

## DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications". Transfer characteristics are given below.

Output capability: standard

I<sub>CC</sub> category: SSI

## Notes to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications.

To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
nA, nB	0.3

## Transfer characteristics for 74HCT

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS				
		74HCT								V <sub>CC</sub> (V)	WAVEFORMS			
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
V <sub>T+</sub>	positive-going threshold	1.2	1.41	1.9	1.2	1.9	1.2	1.9	V	4.5	Figs 6 and 7			
		1.4	1.59	2.1	1.4	2.1	1.4	2.1		5.5				
V <sub>T−</sub>	negative-going threshold	0.5	0.85	1.2	0.5	1.2	0.5	1.2	V	4.5	Figs 6 and 7			
		0.6	0.99	1.4	0.6	1.4	0.6	1.4		5.5				
V <sub>H</sub>	hysteresis (V <sub>T+</sub> − V <sub>T−</sub> )	0.4	0.56	—	0.4	—	0.4	—	V	4.5	Figs 6 and 7			
		0.4	0.60	—	0.4	—	0.4	—		5.5				

## C CHARACTERISTICS FOR 74HCT

ND = 0 V; t<sub>f</sub> = t<sub>l</sub> = 6 ns; C<sub>L</sub> = 50 pF

SYMBOL	PARAMETER	T <sub>amb</sub> (°C)							UNIT	TEST CONDITIONS				
		74HCT								V <sub>CC</sub> (V)	WAVEFORMS			
		+25			−40 to +85		−40 to +125							
		min.	typ.	max.	min.	max.	min.	max.						
t <sub>PLH</sub>	propagation delay nA, nB to nY		20	33		41		50	ns	4.5	Fig.13			
			7	15		19		22		4.5				

## Quad 2-input NAND Schmitt trigger

74HC/HCT132

## TRANSFER CHARACTERISTIC WAVEFORMS









Fig.6 Transfer characteristic.

Fig.7 Waveforms showing the definition of  $V_{T+}$ ,  $V_{T-}$  and  $V_H$ ; where  $V_{T+}$  and  $V_{T-}$  are between limits of 20% and 70%.Fig.8 Typical HC transfer characteristics;  
 $V_{CC} = 2\text{ V}$ .Fig.9 Typical HC transfer characteristics;  
 $V_{CC} = 4.5\text{ V}$ .Fig.10 Typical HC transfer characteristics;  
 $V_{CC} = 6\text{ V}$ .Fig.11 Typical HCT transfer characteristics;  
 $V_{CC} = 4.5\text{ V}$ .

## Quad 2-input NAND Schmitt trigger

## 74HC/HCT132

## Application information

The slow input rise and fall times cause additional power dissipation, this can be calculated using the following formula:

$$P_{ad} = f_i \times (t_r \times I_{CCa} + t_f \times I_{CCa}) \times V_{CC}$$

Where:

- $P_{ad}$  = additional power dissipation ( $\mu W$ )
- $f_i$  = input frequency (MHz)
- $t_r$  = input rise time (ns); 10% – 90%
- $t_f$  = input fall time (ns); 10% – 90%
- $I_{CCa}$  = average additional supply current ( $\mu A$ )

Average  $I_{CCa}$  differs with positive or negative input transitions, as shown in Figs 14 and 15.




Fig.14 Average  $I_{CC}$  for HC Schmitt trigger devices; linear change of  $V_i$  between 0.1  $V_{CC}$  to 0.9  $V_{CC}$ .




Fig.15 Average  $I_{CC}$  for HCT Schmitt trigger devices; linear change of  $V_i$  between 0.1  $V_{CC}$  to 0.9  $V_{CC}$ .

HC/HCT132 used in a relaxation oscillator circuit, see Fig.16.

$$HC: \quad f = \frac{1}{T} = \frac{1}{0.6RC}$$

$$HCT: \quad f = \frac{1}{T} = \frac{1}{0.67RC}$$




Fig.16 Relaxation oscillator using HC/HCT132.

## Refer to Application Information


values given are typical unless otherwise specified.

## PACKAGE OUTLINES


See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

## Quad 2-input NAND Schmitt trigger

## 74HC/HCT132

Fig.12 Typical HCT transfer characteristics;  $V_{CC} = 5.5$  V.

## AC WAVEFORMS



(1) HC:  $V_M = 50\%$ ;  $V_1 = \text{GND to } V_{CC}$ .  
HCT:  $V_M = 1.3$  V;  $V_1 = \text{GND to } 3$  V.

Fig.13 Waveforms showing the input (nA, nB) to output (nY) propagation delays and the output transition times.