

**PERANCANGAN DAN PEMBUATAN SISTEM PERINGATAN  
DINI TEHADAP BAHAYA KECEPATAN ANGIN DAN  
PENDETEKSI ARAH ANGIN PADA JEMBRAN SURAMADU  
BERBASISKAN MIKROKONTROLLER AT 89S8252**



**SKRIPSI**

*Disusun Oleh :*

**CHENDRA  
03.17.098**

**KONSENTRASI TEKNIK ELEKTRONIKA  
JURUSAN TEKNIK ELEKTRO S-1  
FAKULTAS TEKNOLOGI INDUSTRI  
INSTITUT TEKNOLOGI NASIONAL MALANG  
FEBRUARI 2010**



**LEMBAR PERSETUJUAN**


**PERANCANGAN DAN PEMBUATAN SISTEM PERINGATAN  
DINI TERHADAP BAHAYA KECEPATAN ANGIN DAN  
PENDETEKSI ARAH ANGIN PADA JEMBATAN SURAMADU  
BERBASIS MIKROKONTROLLER AT 89S8252**

**SKRIPSI**

*Disusun Untuk Melengkapi dan Memenuhi Persyaratan Guna Mencapai Gelar  
Sarjana Teknik Elektro(S-1) Konsentrasi Elektronika*

**Disusun Oleh :  
CHENDRA  
NIM : 03.17.098**

**Diperiksa dan Disetujui,  
Dosen Pembimbing**



**M. Ibrahim Ashari, ST, MT.  
NIP.P. 1030100358**

**Mengetahui,  
Ketua Jurusan Teknik Elektro S-1**



**Ir. F. Xudi Impraptono, MT.  
NIP. Y. 103 950 0274**



**KONSENTRASI TEKNIK ELEKTRONIKA  
JURUSAN TEKNIK ELEKTRO S-1  
FAKULTAS TEKNOLOGI INDUSTRI  
INSTITUT TEKNOLOGI NASIONAL MALANG  
2010**



INSTITUT TEKNOLOGI NASIONAL  
FAKULTAS TEKNOLOGI INDUSTRI  
JURUSAN TEKNIK ELEKTRO  
JL.Raya Karanglo Km 2  
MALANG

**BERITA ACARA UJIAN SKRIPSI  
FAKULTAS TEKNOLOGI INDUSTRI**

Nama : CHENDRA  
Nim : 03.17.098  
Jurusan : Teknik Elektro  
Kosentrasi : Teknik Elektronika S-1  
Masa Bimbingan : 06 Juli 2009 s/d 06 Januari 2010  
Judul Skripsi : Perancangan dan Pembuatan Sistem Peringatan dini Terhadap Bahaya Kecepatan Angin dan Pendeteksi Arah Angin pada Jembatan Suramadu Berbasis Mikrokontroller AT98S52

Dipertahankan dihadapan Team Penguji Skripsi Jenjang Strata Satu ( S-1 )  
pada :

Hari : Selasa  
Tanggal : 09 Februari 2010  
Nilai : 79,8 (B+) *BY*

**Panitia Majelis Penguji :**



Ketua

*[Signature]*  
(Ir. H. Sidik Noertjahjono, MT)  
NIP. Y. 102 870 0163

Sekretaris

*[Signature]*  
(Ir. F. Yudi Limpraptono, MT)  
NIP. Y. 103 950 0274

**Anggota penguji :**

Penguji I

*[Signature]*  
(I Komang Somawirata, ST, MT)  
NIP. Y. 103 010 0361

Penguji II

*[Signature]*  
(Irmalia S Faradisa, ST, MT)  
NIP. P. 103 000 0365

**PERANCANGAN DAN PEMBUATAN SISTEM PERINGATAN  
DINI TERHADAP BAHAYA KECEPATAN ANGIN DAN  
PENDETEKSI ARAH ANGIN PADA JEMBATAN SURAMADU  
BERBASIS MIKROKONTROLLER AT89S8252**

**CHENDRA**

**Jurusan Teknik Elektro S-1  
Konsentrasi Teknik Elektronika  
Fakultas Teknologi Industri  
Institut Teknologi Nasional Malang  
email :dj\_boesh@yahoo.com**

**ABSTRAKSI**

Kemajuan teknologi terutama dibidang elektronika, mendorong manusia untuk membuat peralatan elektronika tepat guna yang dapat dimanfaatkan dalam berbagai sendi kehidupan, misalnya pembuatan alat pendeteksi arah dan kecepatan angin yang berfungsi untuk peringatan dini terhadap bahaya kecepatan dan arah angin.

Penggunaan optocoupler sendiri sebagai pembaca kecepatan dan arah angin, trafick led berfungsi seperti halnya lampu lalu lintas yang ada dijalan jika berwarna hijau berarti diperbolehkan lewat jika berwarna kuning berarti hati-hati dan jika berwarna merah maka berhenti, fungsi portal sebagai penutup jikalau kondisi angin pada jembatan tidak memungkinkan untuk dilalui dan trafick led akan menyala merah.

**Kata kunci:** Mikrokontroller, Optocoupler, Portal, Trafick led.

## **KATA PENGANTAR**

Dengan memanjatkan puji syukur kehadirat Allah SWT, atas limpahan Rahmat dan Hidayah-Nya, sehingga penyusun dapat menyelesaikan skripsi ini dengan judul : “ **PERANCANGAN DAN PEMBUATAN SISTEM PERINGATAN DINI TERHADAP BAHAYA KECEPATAN ANGIN DAN PENDETEKSI ARAH ANGIN PADA JEMBATAN SURAMADU BERBASISKAN MIKROKONTROLLER AT89S8252** ”

Skripsi ini disusun sebagai salah satu persyaratan dalam menyelesaikan studi program strata satu (S-1) Jurusan Teknik Elektro/Konsentrasi Teknik Elektronika, Fakultas Teknologi Industri, Institut Teknologi Nasional Malang.

Sebelum dan selama penyusunan skripsi ini, penyusun telah banyak mendapatkan bantuan dan bimbingan dari berbagai pihak. Untuk itu pada kesempatan ini penyusun menyampaikan terima kasih yang sebesar-besarnya kepada:

1. Bapak Dr. Ir. Abraham Lomi, MSEE, selaku Rektor Institut Teknologi Nasional Malang
2. Bapak Ir. H.Sidik Noercahyono, MT, selaku Dekan Fakultas Teknologi Industri, Institut Teknologi Nasional Malang
3. Bapak Ir. F. Yudi Limpraptono, MT, selaku Ketua Jurusan Teknik Elektro S-1 Institut Teknologi Nasional Malang

4. Bapak Ir. Yusuf Ismail Nakoda, MT, selaku Sekretaris Jurusan Teknik Elektro S-1 Konsentrasi Elektronika Institut Teknologi Nasional Malang
5. Bapak M. Ibrahim ashari, ST, MT, selaku Dosen Pembimbing atas segala bimbingan, pengertian, dan waktunya.
6. Bapak I Komang Somawirata, ST, MT, selaku dosen penguji I
7. Ibu Irmalia S Faradisa, ST, MT, selaku dosen pembimbing II
8. Seluruh Dosen pengajar di Jurusan Teknik Elektronika atas segala ilmu, pengetahuan, dan pengalaman yang telah diberikan dan diajarkan
9. Teman-teman angkatan 2003 atas dukungan moril, bantuan, dan saran-saran
10. Semua pihak yang terlibat langsung maupun tidak langsung yang telah membantu terwujudnya skripsi ini.

Akhirnya penulis tidak lupa mohon maaf yang sebesar-besarnya bila dalam penulisan skripsi ini masih terdapat kesalahan baik sengaja maupun tidak disengaja. Dan akhirnya semoga skripsi ini dapat bermanfaat bagi semua pihak.

Malang, Feberuari 2010

Penulis

4. Bapak Ir. Zaid Jaidi Nakhla, MT, selaku Sekretaris Jurusan Teknik Elektronika Industri Institut Teknologi Nasional Malang
  5. Bapak M. Ibrahim Asbani, ST, MT, selaku Dosen Pembimbing atas segala bimbingan, perhatian, dan waktunya
  6. Bapak I Komang Sompawanta, ST, MT, selaku dosen pengaji I
  7. Ibu Imania S Wardana, ST, MT, selaku dosen pembimbing II
  8. Seluruh Dosen pengajar di Jurusan Teknik Elektronika atas segala ilmu, pengetahuan, dan pengalaman yang telah diberikan dan diabdikan
  9. Teman-teman angkatan 2007 atas dukungan moral, bantuan, dan semangat-sangat
  10. Semua pihak yang terlibat langsung maupun tidak langsung yang telah membantu terwujudnya skripsi ini.
- Aktinya penulis tidak lupa mention nama yang berperan-perannya baik dalam penulisan skripsi ini masih terdapat kesalahan baik sengaja maupun tidak disengaja. Dan akhirnya semoga skripsi ini dapat bermanfaat bagi semua pihak.

Malang, Februari 2010

Penulis



## DAFTAR ISI

<b>HALAMAN JUDUL</b> .....	i
<b>LEMBAR PERSETUJUAN</b> .....	ii
<b>ABSTRAKSI</b> .....	iii
<b>KATA PENGANTAR</b> .....	iv
<b>DAFTAR ISI</b> .....	vi
<b>DAFTAR GAMBAR</b> .....	xi
<b>DAFTAR TABEL</b> .....	xiii
<b>BAB I PENDAHULUAN</b> .....	1
1.1. Latar Belakang .....	1
1.2. Rumusan Masalah .....	2
1.3. Batasan Masalah .....	2
1.4. Tujuan .....	3
1.5. Metodologi Penulisan .....	3
1.6. Sistematika Penulisan .....	3
<b>BAB II TEORI DASAR</b> .....	4
2.1. Alat Pemantau Kecepatan dan Arah Angin .....	4
2.2. Optocoupler .....	6
2.2.1. LED ( <i>Light Emitting Dioda</i> ) <i>Infra Red</i> ).....	6
2.2.2. <i>Photo Dioda</i> .....	7
2.3. <i>Mikrokontroller AT89S8252</i> .....	8
2.3.1 <i>Arsitektur AT89S52</i> .....	9
2.3.2 <i>Konfigurasi Pin - Pin Mikrokontroller AT89S52</i> .....	10

2.3.3 Organisasi <i>Memory</i> .....	14
2.3.4 SFR ( <i>special fuction Register</i> ).....	15
2.3.5 Sistem Iterupsi .....	17
2.4. Teori Dasar Voice Timer ISD 2590 .....	18
2.5. Motor DC.....	20
2.5.1. Prinsip Kerja Motor arus Searah (DC).....	20
2.6. Keypad.....	23
2.7. LCD ( Liquid Crystal Display ).....	24
2.8. Lampu Traffic (LAD).....	26
2.9. RS 485 .....	26
<b>BAB III PERANCANGAN DAN PEMBUATAN ALAT .....</b>	<b>29</b>
3.1 Diagram Blok.....	29
3.1.1. Cara Kerja .....	31
3.1.2. Sensor Kecepatan dan Arah Angin.....	32
3.1.3. Perancangan Rangkaian Sensor.....	32
3.1.3.1. Perancangan Rangkaian Pemancar	
LED Infra Red .....	32
3.1.3.2. Perancangan Rangkaian Penerima	
LED Infra Red .....	34
3.1.4. Perancangan Rangkaian Sensor Kecepatan Angin.....	35
3.1.5. Piringan Untuk Sensor Kecepatan Angin .....	39
3.1.6. Perancangan Rangkaian Sensor Arah Angin.....	40
3.1.7. Piringan Untuk sensor Arah Angin .....	41

3.2. Perancangan Mikrontroller .....	44
3.2.1. Perancangan Mikrokontroller Untuk Operator .....	44
3.2.2. Perancangan Mikrokontroller Untuk Client .....	45
3.3. Perancangan Koneksi RS 485.....	46
3.3.1. RS 485 Pada Operotor .....	47
3.3.2. RS 485 Pada Client.....	47
3.4. Rangkaian LCD ( Liquid Crystal Display ).....	48
3.5. ISD 2590 .....	49
3.6. Amplifier .....	50
3.7. Perancanagn Treffic Led .....	51
3.8. Driver Motor L298D .....	52
3.9. Rangkaian Keypad.....	53
3.10. Diagram Alir Sistem.....	54
<b>BAB IV PENGUJIAN ALAT .....</b>	<b>53</b>
4.1. Pengujian Rangkaian Sensor Kecepatan Angin .....	56
4.1.1 Tujuan Pengujian.....	56
4.1.2 Peralatan yang Digunakan.....	56
4.1.3 Prosedur Pengujian .....	57
4.1.4 Hasil dan Analisis Pengujian.....	57
4.2. Pengujian Rangkaian Sensor Arah Angin.....	58
4.2.1. Tujuan Pengujian .....	58
4.2.2. Peralatan yang digunakan.....	58
4.2.3. Prosedur Pengujian.....	58

4.2.4. Hasil dan Analisis Pengujian.....	58
4.3. Pengujian Rangkaian Driver Motor DC .....	59
4.3.1. Tujuan .....	59
4.3.2. Peralatan yang Digunakan.....	59
4.3.3. Langkah-Langkah Pengujian.....	59
4.3.4. Analisis Hasil Pengujian .....	61
4.4. Pengujian Rangkaian Tampilan LCD .....	61
4.4.1. Tujuan .....	61
4.4.2. Peralatan Yang Digunakan .....	61
4.4.3. Prosedur Pengujian.....	61
4.4.4. Hasil dan Analisis Pengujian .....	62
4.5. Pengujian Rangkaian Input Keypad.....	62
4.5.1. Tujuan .....	62
4.5.2. Peralatan Yang Digunakan .....	62
4.5.3. Pelaksaan Pengujian .....	62
4.5.4. Hasil Pengujian .....	63
4.5.5. Analisa Hasil Pengujian.....	64
4.6. Pengujian IC Penyimpan Suara ISD 2590 .....	65
4.6.1. Tujuan .....	65
4.6.2. Langkah Pengujian .....	65
4.6.3. Hasil Pengujian .....	65
4.7. Pengujian Keseluruhan.....	66
4.7.1. Pengujian Set Poin, Kecepatan dan Arah Angin .....	66

<b>BAB V PENUTUP</b> .....	69
5.1. Kesimpulan .....	69
5.2. Saran.....	70
<b>DAFTAR PUSTAKA</b> .....	71
<b>LAMPIRAN-LAMPIRAN</b>	

## DAFTAR GAMBAR

2-1. Piringan Mekanik gelap – terang .....	5
2-2. Piringan Mekanik Arah Angin .....	6
2-3. Simbol <i>Optocoupler</i> .....	6
2-4. Simbol <i>LED</i> Infra Red.....	7
2-5. Simbol <i>Photo Dioda</i> .....	8
2-6. Diagram Blok Mikrokontroler AT89S8252.....	10
2-7. Konfigurasi Pena-pena AT89S8252 .....	11
2-8. Osilator Eksternal AT89S8252 .....	13
2-9. Blok diagram ISD 2590 .....	19
2-10. Medan yang dihasilkan oleh kutub .....	20
2-11. Medan sebagai hasil arus yang mengalir pada penghantar .....	21
2-12. Interaksi kedua medan menghasilkan gaya.....	21
2-13. Matrik Keypad 4x4.....	23
2-14. Bentuk fisik dari LCD ( <i>Liquid Cristal Display</i> ).....	25
2-15. Simbol Dari LED .....	26
2-16. Interface MAX 485 .....	28
3-1. Diagram Blok .....	29
3-2. Rangkaian Pemancar LED Infra Red.....	33
3-3. Rangkaian Penerima InfraRed .....	34
3-4. Rangkaian Optocoupler Pembaca Kecepatan Angin .....	36
3-5. Rangkaian optocoupler.....	36

3-6. Piringan Sensor Untuk Kecepatan Angin.....	39
3-7. Rangkaian Optocoupler Pembaca Arah Angin .....	41
3-8. Piringan Pada Sensor Arah Angin.....	42
3-9. Perancangan Mikrokontroller Untuk Operator .....	45
3-10. Perancangan Mikrokontroller Untuk Client.....	46
3-11. Perancangan koneksi RS 485 .....	47
3-12. Rangkaian LCD.....	49
3-13. Rangkaian ISD 2590 .....	50
3-14. Rangkaian Amplifier LM386 .....	50
3-15. Rangkaian Traffic led.....	51
3-16. Driver Motor L298D .....	52
3-17. L298D.....	53
3-18. Blok Diagram Hubungan <i>Keypad</i> Dengan <i>Mikrokontrolle</i> .....	53
3-19. <i>Flowchart 1</i> .....	54
3-20. <i>Flowchart 2</i> .....	55
4-1. Rangkaian pengujian optocoupler.....	57
4-2. Rangkaian pengujian optocoupler.....	58
4-3. Pengujian Rangkaian Driver Motor DC .....	60
4-4. Diagram Blok Pengujian Rangkaian Tampilan.....	61
4-5. Pengujian <i>Keypad</i> .....	63
4-6. Pengecekan Jalur Keypad Dengan Multimeter.....	64
4-7. Diagram Blok Pengujian ISD2590.....	65
4-8. Alat dan Portal.....	68

## DAFTAR TABEL

2-1. Fungsi Khusus Pada Port 3 .....	12
2-2. Special Fuction Register.....	15
2-3. Alamat Sumber Interupsi .....	18
2-4. Definisi pin-pin LCD .....	25
2-5. Karakteristik beberapa tipe komunikasi serial .....	27
3-1. Pengkodeaan Arah Angin Menggunakan Pencacah Bilangan Biner .....	42
4-1. Hasil Pengujian Optocoupler Sensor Kecepatan Angin.....	57
4-2. Hasil pengujian optocoupler Sensor Arah Angin.....	59
4-3. Hasil Pengujian Rangkaian Driver Motor DC .....	61
4-4. Hasil Pengujian Keypad .....	63
4-5 Hasil pengujian perbandingan, Set Poin,Kecepatan dan Arah Angin.....	66



# **BAB 1**

## **PENDAHULUAN**

### **1.1 Latar Belakang**

Di dalam perkembangannya, mikrokontroller banyak diterapkan dalam perancangan elektronika karena mikrokontroller memiliki sistem pengaturan dan pengontrolan yang otomatis dan praktis. Keefektifan mikrokontroller inilah yang diperlukan manusia dalam menunjang rutinitas, baik dalam proses produksi maupun dalam kehidupan sehari – hari pada umumnya. Seperti sistem peringatan dini bahaya kecepatan angin dan pendeteksi arah angin pada jembatan suramadu. Hal ini dimaksudkan agar pengguna jembatan terhindar dari kecelakaan.

Pada kondisi sekarang ini kenyataannya begitu ironis seiring dengan meningkatnya pemanasan global maka akan mempengaruhi kondisi iklim yang semakin hari semakin tidak menentu, hal ini mengakibatkan sering kali terjadi kecelakaan yang disebabkan oleh faktor cuaca salah satunya faktor angin.

Untuk mengantisipasi kemungkinan terjadinya kejadian diatas salah satu cara yang menjadi alternatif adalah dengan memanfaatkan instrumen elektronika dengan perancangan tertentu. Maka alat ini diharapkan sangat membantu untuk menghindari kecelakaan pada jembatan suramadu sebagai alat peringatan dini terhadap bahaya kecepatan dan pendeteksi arah angin

### **1.2 Rumusan Masalah**

Dalam perancangan dan pembuatan sistem peringatan dini terhadap bahaya kecepatan angin dan pendeteksi arah angin pada jembatan suramadu, maka permasalahannya adalah:

1. Bagaimana merancang dan pembuatan perangkat keras dalam metode ini
2. Bagaimana merancang dan pembuatan perangkat lunak atau *software* pada mikrokontroller yang mengadalkan semua kerja sistem

### **1.3 Batasan Masalah**

Agar pembahasan perancangan dan pembuatan sistem peringatan dini terhadap bahaya kecepatan angin dan pendeteksi arah angin pada jembatan suramadu berbasis mikrokontroler AT89S8252 maka diperlukan adanya batasan-batasan dalam pembahasannya yaitu :

1. Mikrokontroler yang digunakan AT89S8252.
2. Tidak membahas *power supply*.
3. Tidak membahas panjang kabel serial yang digunakan.
4. Tidak membahas konstruksi jembatan yang digunakan.
5. Tidak Membahas RS 485 terlalu meluas.

### **1.4 Tujuan**

Adapun tujuan dari pembuatan alat ini adalah untuk menciptakan suatu alat yang dapat memonitoring kecepatan angin pada jembatan suramadu dan pendeteksi arah angin. Hal ini juga untuk mengurangi kecelakaan yang terjadi pada jembatan yang diakibatkan oleh faktor angin.

### **1.5 Metodologi Penulisan**

Metode yang digunakan dalam penulisan tugas akhir ini adalah

#### **1. Studi Pustaka**

Memperoleh data dengan cara membaca dan mempelajari buku literatur yang berhubungan dengan penyusunan skripsi ini.

#### **2. Studi Lapangan**

Memperoleh data dengan cara praktek secara langsung untuk menunjang pembuatan alat.

#### **3. Pengolahan Data**

Mengolah data dengan jalan membuat analisa dan menarik kesimpulan dari hasil pengujian yang ada.

## **1.6 Sistematika Pembahasan**

Sistematika pembahasan dari skripsi ini terdiri dari pokok pembahasan yang saling berkaitan antara satu dengan lainnya, yaitu :

### **BAB I Pendahuluan**

Pada bab ini dibahas tentang latar belakang permasalahan, rumusan masalah, batasan masalah, sistematika pembahasan dari alat yang direncanakan.

### **BAB II Landasan Teori**

Pada bab ini dibahas tentang teori-teori yang mendukung dalam perencanaan dan pembuatan alat ini yang meliputi rangkaian AT89S82

### **BAB III Perencanaan Dan Pembuatan Alat**

Pada bab ini dibahas tentang perencanaan dan pembuatan keseluruhan sistem perangkat keras (*hardware*) dan perangkat lunak (*software*).

### **BAB IV Pengujian Alat**

Pada bab ini dibahas tentang proses serta hasil dari pengujian alat, yang didasarkan oleh pengukuran-pengukuran dan percobaan.

### **BAB V Penutup**

Pada bab ini akan disampaikan kesimpulan dari perencanaan dan pembuatan sistem ini.

## BAB II

### LANDASAN TEORI

Landasan teori sangat membantu untuk dapat memahami suatu sistem. Landasan teori juga dapat digunakan sebagai acuan di dalam merencanakan suatu sistem. Dengan pertimbangan hal-hal tersebut, maka landasan teori merupakan bagian yang harus dipahami untuk pembahasan lebih lanjut. Dalam landasan teori ini akan dibahas teori dasar yang berhubungan dengan alat

#### 2.1. Alat Pemantau Kecepatan dan Arah Angin

Pada umumnya alat pemantau kecepatan dan arah angin, masih menggunakan mekanik manual, dengan menggunakan perhitungan mekanik yang langsung dapat dilihat dengan visual mata kita. Oleh karena itu visual pembacaan meteran kecepatan dapat diganti dengan elektronik

Pada prinsipnya menggunakan perhitungan *counter*. Pada sensor ini menggunakan sebuah piringan berlubang, dapat dilihat pada gambar 2.1, dimana untuk mendeteksi kecepatan, perubahan kecepatan gelap-terang berhubungan dengan komponen sensor *optocoupler*. *Optocoupler* akan mengirimkan suatu pulsa cacahan. Bila cahaya yang masuk pada sensor terhalang oleh piringan maka cahaya lampu akan dipilah-pilah sehingga akan menghasilkan pulsa berurutan.

Dalam alat ini kecepatan diubah kedalam tegangan. Pada sensor kecepatan angin ini menggunakan dan memanfaatkan *counter* sebagai penghitung pulsa. Yaitu *counter* sebagai alat penyimpan data atau *latch* dan *optocoupler* sebagai pendeteksi.

Secara lengkap fungsi dari masing-masing komponen adalah sebagai berikut :

1. *Otocoupler* digunakan sebagai komponen penghasil pulsa yang didapatkan dari putaran baling-baling.
2. *Counter* 1 merupakan penghitung pulsa yang dihasilkan *optocoupler*.

3. *Lach* merupakan merupakan tempat penyimpanan data sementara dari *counter* 1.
4. Jari-jari baling pada umumnya antara 20 cm – 60 cm, dimana nantinya dalam perhitungan panjang keliling baling-baling dapat diubah kesatuan meter atau Km.

Rumus pada perhitungan kecepatan ini adalah :

$$V \text{ angin} = K. A/T,$$

Dimana :

A = Jumlah putaran baling-baling

K = keliling baling-baling

D = Diameter baling-baling


V = Kecepatan angin

T = Waktu dalam sekon

Contohnya jika baling-baling berputar sebanyak 10 kali dalam waktu 30 detik maka kecepatan angin pada waktu itu adalah, dengan asumsi gaya gesek poros dan massa baling-baling diabaikan sehingga didapatkan :

$$T = 30 \text{ detik}, D = 20 \text{ cm}, A = 10 \text{ kali}, K = n \times D = 3,14 \times 40 \text{ cm} = 1.256 \text{ m}.$$


$$V \text{ angin} = K.A/T = (1.256 \times 10) / 30 = 4.18 \text{ m/detik}.$$



Gambar 2.1 Piringan Mekanik gelap – terang

Sedangkan untuk menentukan arah angin secara elektronik terdapat bermacam-macam cara. Namun kebanyakan memiliki kerugian-kerugian, kerugian ini disebabkan oleh alat penggerak mekanik yang rumit, dapat digunakan piringan yang

dilubangi sesuai yang yang diinginkan, kemudian dikonversikan kedalam data digital, konversi itu dapat menggunakan kode biner atau menggunakan kode gray yang saling mengkonversi. Gambar piringan mekanik dapat dilihat pada gambar berikut.




Gambar 2.2 Piringan Mekanik Arah Angin

## 2.2. Optocoupler.

Optocoupler (juga disebut optoisolator) merupakan sebuah device yang memisahkan antara sumber eksitasi dan beban. Device ini terdiri dari sumber cahaya berupa LED pada sisi input dan photodiode pada sisi output. Dioda cahaya pemancar cahaya (LED) dan photodiode terpisah oleh celah pada optocoupler yang akan menghasilkan tegangan AC berupa pulsa.

Bentuk optocoupler yang dijual-belian secara umum terdiri dari kotak plastic yang melindungi photodiode dan LED, seperti pada gambar di bawah.




Gambar 2.3 Simbol *Optocoupler*

### 2.2.1. LED (*Light Emitting Diode*) Infra Red

LED infra red digunakan untuk menghasilkan sinar infra red. Prinsip kerjanya adalah, pada waktu *LED* infra red dibias foward, elektron dari pita konduksi melewati junction dan jatuh kedalamhole pita valensi, sehingga elektron-elektron tersebut memancarkan energi. Pada dioda penyearah biasa energi ini dikeluarkan sebagai

energi panas, tetapi pada *LED* infra red akan memancarkan cahaya yang tidak kelihatan, hal ini dapat dibenarkan dalam sistem tanda bahaya pencuri, penyampaian informasi rahasia dan ruang lingkup yang lain yang membutuhkan pancaran yang tidak tampak. Simbol *LED* infra red yang sering digunakan adalah :



Gambar 2.4 Simbol *LED* Infra Red

*LED* infra red merupakan PN junction yang memancarkan radiasi infra red yang tidak tampak oleh mata kita. Apabila pada anoda diberi tegangan positif dan katoda diberi ground, maka *LED* akan menjadi “ON” dan arus akan mengalir dari anoda ke katoda. Pada reaksi semikonduktor suatu dioda akan terjadi perpindahan elektron dari tipe N menuju tipe P dan berpindahnya hole dari tipe P ke tipe N. Proses rekombinasi antara elektron dengan *hole*, mengakibatkan pelepasan energi berupa cahaya.


Pada *LED* infra red cahaya yang dipancarkan mempunyai panjang gelombang yang sangat kecil ( $0,1 \text{ mm} - 1 \mu\text{m}$ ), sehingga pancaran gelombang tidak tertangkap oleh manusia. Beberapa alasan dan keuntungan penggunaan spektrum infra red adalah

1. Pemancar infra red menggunakan tegangan yang kecil.
2. Mempunyai jangkauan yang cukup jauh.
3. Infra red dapat menembus kabut.
4. Tidak mengganggu pemakai udara untuk keperluan umum, sehingga tidak memerlukan ijin khusus.

### 2.2.2. Photo Dioda

*Photo dioda* ini memiliki sifat kebalikan dari *LED infra red* di atas, yang mana jenis dioda ini akan mengalirkan arus maju *forward*, saat dikenai cahaya *infra red*

padanya. Kuat arus yang mengalir juga tergantung dari kuatnya cahaya *infra red* yang jatuh pada dioda tersebut. Bila cahaya lain mengenainya maka dioda ini berfungsi sebagai sumbatan yang memiliki impedansi sangat tinggi sekali. Prinsip kerja *photo dioda* ini sama dengan *photo transistor*, hanya yang membedakan antara keduanya kalau *photo dioda* tidak memiliki penguatan arus pada anodanya, sedangkan pada *photo transistor* memiliki penguatan pada arus kolektornya. Simbol pada *photo dioda* sama dengan *LED infra red* hanya tanda panah masuk menuju dioda, Berikut gambar dari *photo dioda* tersebut :



Gambar 2.5 Simbol *Photo Dioda*

### 2.3 . Sistem Mikrokontroler AT89S8252

Perbedaan mendasar antara mikrokontroler dan mikroprosesor adalah mikrokontroler selain memiliki CPU juga dilengkapi memori dan input output yang merupakan kelengkapan sebagai sistem minimum mikrokomputer sehingga sebuah mikrokontroler dapat dikatakan sebagai mikrokomputer dalam keping tunggal (*Singgel Chip Mikrocomputer*) yang dapat berdiri sendiri.

Mikrokontroler AT89S8252 adalah mikrokontroler ATMEL yang kompatibel penuh dengan mikrokontroler keluarga MCS-51, membutuhkan daya rendah, memiliki performance yang tinggi dan merupakan mikrokomputer 8 bit yang dilengkapi dengan 8 KiloByte Flash memori untuk Program, 2 KiloByte EEPROM




(*Electrical Erasable and Programmable Read Only Memory*) dan 256 Byte RAM internal. Program memori yang dapat diprogram ulang dalam sistem atau menggunakan programmer nonvolatile Memori Konvensional. Dalam sistem mikrokontroler terdapat dua hal mendasar, yaitu : Perangkat lunak dan perangkat keras yang keduanya saling terkait dan mendukung.

### 2.3.1. Arsitektur AT89S8252

Secara umum Mikrokontroler AT89S8252 memiliki :

- CPU 8 Bit termasuk keluarga MCS-51
- 8 Kbyte Flash Memori
- 256 Byte Internal Memori
- 32 Port I/O, Masing-masing terdiri atas 8 Jalur I/O
- 2 Timer/Counter 16 Bit
- 2 Serial Port Full Duplex
- Kecepatan pelaksanaan instruksi per siklus 1  $\mu$ S pada frekuensi clock 12 Mhz.
- 2 DPTR ( *Data Pointer* )
- Watchdog Timer
- Fleksibel ISP Programming

Dengan keistimewaan diatas pembuatan alat menggunakan AT89S8252 menjadi lebih sederhana dan tidak memerlukan IC pendukung yang banyak. Adapun blok diagram dari mikrokontroler AT89S8252 adalah sebagai berikut :




Gambar 2.6 Diagram Blok Mikrokontroler AT89S8252

(Sumber: Data Sheet Atmel AT89S8252)

### 2.3.2. Konfigurasi Pin-Pin Mikrokontroler AT89S8252

Mikrokontroler AT89S8252 terdiri dari 40 pin dengan konfigurasi sebagai berikut :



**Gambar 2.7 Konfigurasi Pena-pena AT89S8252**

(Sumber: Data Sheet Atmel AT89S8252)

Fungsi-fungsi tiap pinnya adalah sebagai berikut :

- VCC (Supply Tegangan ) , pin 40
- GND ( Ground ), pin 20
- Port 0, pin 32-39

Merupakan port input-output dua arah, tanpa internal pull-up dan konfigurasi sebagai multipleks bus alamat rendah (A<sub>0</sub>-A<sub>7</sub>) dan data selain pengaksesan program memory dan data memory eksternal

- Port 1, pin 1-8

Merupakan port input-output dua arah dengan internal pull-up.

- Port 2, pin 21-28

Merupakan port input-output dengan internal pull-up. Mengeluarkan alamat tinggi selama pengambilan program memori eksternal.

- Port 3, pin 10-17

Merupakan port input-output dengan internal pull-up, dimana Port 3 juga memiliki fungsi khusus dan dapat dilihat pada tabel berikut

Tabel 2.1 Fungsi Khusus Pada Port 3

<b>Nama Penyemat</b>	<b>Fungsi Khusus</b>
<i>Port 3.0</i>	RxD (Port Masukan Serial)
<i>Port 3.1</i>	TxD (Port Keluaran Serial)
<i>Port 3.2</i>	/INT0 (Masukan Interupsi eksternal 0)
<i>Port 3.3</i>	/INT1 (Masukan Interupsi Eksternal 1)
<i>Port 3.4</i>	T0 (Masukkan Pewaktu Eksternal 0)
<i>Port 3.5</i>	T1 (Masukkan Pewaktu Eksternal 1)
<i>Port 3.6</i>	/WR (Sinyal Tulis Memori Data Eksternal)
<i>Port 3.7</i>	/RD (Sinyal Baca Memori Data Eksternal)

(Sumber: Data Sheet Atmel AT89S8252)


- RST (Reset), pin 9

Input Reset merupakan reset master untuk AT89S8252.

- ALE/ Prog ( *Address Lacth Enable* ), pin 30

Digunakan untuk menahan alamat memori eksternal selama pelaksanaan interuksi.

- PSEN (*Program Store Enable*), pin 29  
Merupakan sinyal pengontrol yang memperbolehkan program memori eksternal masuk ke dalam bus.
- EA/VPP (*External Access*), pin 31  
Dapat diberikan logika rendah (*Ground*) atau logika tinggi (+5 *Volt*). Jika diberikan logika tinggi maka mikrokontroler akan mengakses program dari ROM internal (*EEPROM/Flash Memori*), dan jika diberikan logika rendah maka mikrokontroler akan mengakses program dari memori eksternal.
- X-TAL 1 dan X-TAL 2, pin 19,18  
Pin ini dihubungkan dengan kristal bila menggunakan osilator internal. X-TAL 1 merupakan masukan ke rangkaian osilator internal sedangkan X-TAL 2 keluaran dari rangkaian osilator internal. Untuk keperluan ini diperlukan kapasitor penstabil sebesar 30 pF . Dan nilai Dari X-TAL tersebut antara 4-24 Mhz . Untuk lebih jelasnya dapat dilihat gambar pemasangan X-TAL serta kapasitor yang digunakannya.



Gambar 2.8 Osilator Eksternal AT89S8252

(Sumber: Data Sheet Atmel AT89S8252)

### 2.3.3. Organisasi Memory

Organisasi memori pada mikrokontroler AT89S8252 dapat dibagi menjadi dua bagian besar yaitu memori program dan memori data. Pembagian tersebut didasarkan atas fungsi dari penyimpanan data maupun program. Memori program digunakan untuk menyimpan instruksi-instruksi yang akan dijalankan oleh mikrokontroler, sedangkan memori data digunakan sebagai tempat yang sedang diolah mikrokontroler.

Program mikrokontroler disimpan dalam memori program berupa ROM. Mikrokontroler AT89S8252 dilengkapi dengan ROM internal, sehingga untuk menyimpan program tidak digunakan ROM Eksternal yang terpisah dari mikrokontroler. Agar tidak menggunakan memori program eksternal, penyemat/EA dihubungkan dengan Vcc (Logika 1).

Memori program mikrokontroler menggunakan alamat 16 Bit mulai dari 0000<sub>H</sub> – 0FFF<sub>H</sub> sehingga kapasitas penyimpanan program maksimal adalah 4 Kbyte. Sinyal /PSEN (*Program Store Enable*) tidak digunakan jika digunakan memori program internal.

Selain Program mikrokontroler AT89S8252 juga memiliki data intrnal sebesar 128 Byte dan mampu mengakses memori data eksternal sebesar 64 Kbyte. Semua memori data internal dapat dialamati dengan data langsung atau tidak langsung. Ciri dari pengalamatan langsung adalah *operand* adalah alamat register yang berisi alamat data yang akan diolah. Sebagian memori tersebut dapat dialamati dengan pengalamatan register, dan sebagian lagi dapat dialamati dengan memori satu bit. Untuk Membaca data digunakan sinyal /RD sedangkan untuk menulis digunakan sinyal /WR.

### 2.3.4. SFR (*Special Fuction Register*)

Register Fungsi Khusus (*Special Fuction Register*) terletak pada 128 Byte bagian atas memori data internal dan berisi register-register untuk pelayanan lach port, timer, program status word, control peripheral, dan sebagainya. Alamat register fungsi khusus ini ditunjukkan pada tabel 2.2

Tabel 2.2 Special Fuction Register

Simbol	Nama Register	Alamat
ACC	Accumulator	E0 <sub>H</sub>
B	Register B	F0 <sub>H</sub>
PSW	Program Status Word	D0 <sub>H</sub>
SP	Stack Pointer	81 <sub>H</sub>
DPTR	Data Pointer 2 Byte	
DPL	Bit Rendah	82 <sub>H</sub>
DPH	Bit Tinggi	83 <sub>H</sub>
P0	Port 0	80 <sub>H</sub>
P1	Port 1	90 <sub>H</sub>
P2	Port 2	A0 <sub>H</sub>
P3	Port 3	B0 <sub>H</sub>
IP	Interupt Periority Control	D8 <sub>H</sub>
IE	Interupt Enable Control	A8 <sub>H</sub>
TMOD	Timer/Counter Mode	89 <sub>H</sub>
TCON	Control	88 <sub>H</sub>
TH0	Timer/Counter Control	8C <sub>H</sub>

TL0	Timer/Counter 0 High	8A <sub>H</sub>
TH1	Control	8D <sub>H</sub>
TL1	Timer/Counter 0 Low	8B <sub>H</sub>
SCON	Control	98 <sub>H</sub>
SBUF	Timer/Counter 1 High	99 <sub>H</sub>
PCON	Control	87 <sub>H</sub>
	Timer/Counter 1 Low	
	Control	
	Serial Control	
	Serial Data Buffer	
	Power Control	

(Sumber: Data Sheet Atmel AT89S8252)

Beberapa macam register fungsi khusus yang sering digunakan adalah sebagai berikut :

- *Accumulator* (ACC) merupakan register untuk penambahan dan pengurangan. Perintah *Mnemonic* untuk mengakses akumulator disederhanakan sebagai A.
- *Register B* Merupakan register khusus yang berfungsi melayani operasi perkalian dan pembagian.
- *Stack Pointer* (SP) merupakan register 8 bit yang dapat diletakkan di alamat manapun pada RAM internal.
- *2 Data Pinter* (DPTR) terdiri atas dua register, yaitu untuk byte tinggi (*Data Pointer High*,DPH) dan byte rendah (*Data Pointer Low*,DPL) yang berfungsi untuk mengunci alamat 16 Bit.



- *Port 0 sampai Port 3* merupakan register yang berfungsi untuk membaca dan mengeluarkan data pada port 0,1,2,3. Masing-masing register ini dapat dialamati per-byte maupun per-bit.
- Control Register terdiri dari register yang mempunyai fungsi kontrol. Untuk mengontrol sistem interupsi, terdapat dua register khusus, yaitu register IP (*Interrupt Priority*) dan Register IE (*Interrupt Enable*). Untuk mengontrol pelayanan timer/counter terdapat register khusus, yaitu register TCON (*Timer/Counter Control*) serta pelayanan port serial menggunakan register SCON (*Serial Port Control*).

### **2.3.5. Sistem Interupsi**

Mikrokontroler AT89S8252 mempunyai 5 Buah sumber interupsi yang dapat membangkitkan permintaan interupsi, yaitu INT0, INT1, T1, T2 dan Port Serial.

Saat terjadinya interupsi mikrokontroler secara otomatis akan menuju ke subrutin pada alamat tersebut. Setelah interupsi selesai dikerjakan, mikrokontroler akan mengerjakan program semula. Tiap-tiap sumber interupsi dapat *enable* atau *disable* secara software.

Tingkat prioritas semua sumber interrupt dapat diprogram sendiri-sendiri dengan set atau clear bit pada (*Interrupt Priority*). Jika dua permintaan interupsi dengan tingkat prioritas yang berbeda diterima secara bersamaan, permintaan interupsi dengan prioritas yang sama diterima bersamaan, akan dilakukan polling untuk menentukan mana yang akan dilayani.

Tabel 2.3 Alamat Sumber Interupsi

Sumber Interupsi	Alamat Awal
Interupt Luar 0 (INT 0)	03 <sub>H</sub>
Pewaktu /Pencacah 0 (T0)	0B <sub>H</sub>
Interupt Luar 1 (INT 0)	13 <sub>H</sub>
Pewaktu /Pencacah 0 (T0)	1B <sub>H</sub>
Port Serial	23 <sub>H</sub>

(Sumber: Data Sheet Atmel AT89S8252)

#### 2.4 Teori Dasar Voice Timer ISD 2590


ISD 1420 ( Information Storage Devices ) adalah rangkaian terpadu serpi tunggal. ISD 2590 Chip Corder merupakan peralatan yang dirancang untuk merekam Seri dan memutar kembali suara dan bunyi dalam suatu chip. Suatu solusi yang tepat untuk merekam dan memutar kembali suatu pesan pendek untuk suatu aplikasi tertentu.

IC ISD 2590 mempunyai perlengkapan di dalam antara lain : Osilator internal, mikrophone pre – amplifier, gain kontrol otomatis, Filter perata dan Speaker amplifier ( penguat speaker ). Secara keseluruhan seri ISD 2590 dapat dilakukan sebuah perekam atau pemutar ulang pesan dengan komponen yang sederhana seperti mikropon, speaker, beberapa komponen penunjaang dan dua buah saklar tekan dan sumber tegangan. Rekaman akan disimpan dalam sel memori yang tidak mudah hilang ( non – volatile ), memberikan tempat penyimpanan yang masih kosong. Cara unik ini yang membuat ISD 2590 disebut Direc Analog Storage Technology ( STDA )

atau teknik penyimpanan analog langsung, dengan jalan sinyal suara ( voice ) dan bunyi disimpan secara langsung dalam bentuk analog ke dalam memori.

Penyimpanan analog langsung memungkinkan re = produksi suara secara alami dalam bentuk satu chip tunggal. Perekaman akan berhenti bila input REC tertekan high. Tanda akhir dari pesan ( end – message marker ) akan otomatis terekam sesudah itu. Tanda ini juga berguna untuk memutuskan playback otomatis bila rekaman sudah habis. ISD akan langsung ke mode stand by bila REC dalam keadaan high.

ISD 2590 mempunyai waktu penyimpanan suara selama 90 detik. Susunan ISD 2590 DAST serta pin dapat dilihat pada gambar dibawah ini.



Gambar: 2.9 Blok diagram ISD 2590

Sumber : Perancangan


## 2.5. Motor DC

Motor arus searah ( DC ) adalah suatu mesin yang berfungsi mengubah energi listrik menjadi energi mekanik. Dasar prinsip kerja motor DC sebenarnya sangat mudah, hanya saja kita sering dibingungkan dengan konstruksi mesin yang agak rumit.

### 2.5.1.Prinsip kerja Motor arus searah ( DC )


Prinsip kerja motor arus searah didasarkan pada penghantar yang membawa arus ditempatkan dalam suatu medan magnet, maka penghantar tersebut akan mengalami gaya. Gaya menimbulkan torsi yang menimbulkan torsi yang menghasilkan rotasi mekanik, sehingga motor akan berputar. Dalam sistematika kerjanya bisa disimpulkan sebagai berikut :

1. Adanya garis – garis gaya medan magnet ( fluks ) anantara kutub yang berada di stator
2. Penghantar dialiri arus ditempatkan pada jangkar dalam medan magnet
3. Pada penghantar timbul gaya yang menghasilkan torsi




Gambar 2.10. Medan yang dihasilkan oleh kutub

Sumber : “Pengantar Teknik Tenaga Listrik” Ir.Hamzah Berahim



Gambar 2.11. Medan sebagai hasil arus yang mengalir pada penghantar

Sumber : “Pengantar Teknik Tenaga Listrik” Ir.Hamzah Berahim



Gambar 2.12. Interaksi kedua medan menghasilkan gaya

Sumber : “Pengantar Teknik Tenaga Listrik” Ir.Hamzah Berahim

Gambar 2.10 - 2.11. Terjadinya rotasi motor arus searah sebagai interaksi antara medan magnet yang dihasilkan oleh kutub pada stator dan medan magnet yang dihasilkan oleh arus yang mengalir pada penghantar

(sumber : Teknik Tenaga Listrik, “Teori Ringkas dan Penyelesaian Soal”, Ir. Hamzah Berahim, 1991, Andy Offset Yogyakarta)

Ada empat persamaan yang mendasari prinsip kerja motor DC :

1. Persamaan gaya pada kawat berarus listrik dalam medan magnet.

$$F = i (l \times B)$$

dimana :

F = gaya pada kawat

I = arus yang mengalir pada kawat

$L$  = panjang kawat

$B$  = medan magnet

2. Persamaan tegangan induksi pada kawat berarus listrik yang bergerak dalam medan magnet

$$e_{ind} = (v \times B) l$$

dimana

$e_{ind}$  = tegangan induksi pada kawat

$v$  = kecepatan putar kawat

$B$  = vector medan magnet

$L$  = panjang konduktor dalam medan magnet

3. Hukum tegangan Kirchoff

$$V_b = iR = e_{ind} = 0$$

$$V_b = e_{ind} + iR$$

Pada proses kerja motor DC, keempat persamaan tersebut saling terkait dan berkesinambungan. Proses kerja dapat disimpulkan sebagai berikut :


1. Penutup saklar ( memberi tegangan ) menghasilkan aliran listrik

$$I = V_B / R$$

2. Mengalirnya arus menghasilkan gaya pada lilitan kawat  $F = Bil$
3. Lilitan kawat bergerak kesamping (kanan), menghasilkan tegangan induksi yang berimbas pada kecepatan
4. Tegangan induksi menaikkan arus  $i = (V_B - e_{ind}) / R$
5. Gaya induksi menurun ( $F = i l B$ ), sampai mendekati  $F = 0$ . Pada keadaan tersebut,  $e_{ind} = V_B$ ,  $i = 0$ , dan lilitan berputar konstan dengan kecepatan tanpa beban  $V_{SS} = V_B / B l$

## 2.6. KEY PAD

Matrik keypad 4x4 merupakan susunan 16 tombol membentuk keypad sebagai sarana input ke mikrokontroler, meskipun jumlah tombol ada 16 tapi hanya memerlukan 8 jalur port paralel, seperti terlihat dalam Gambar 2.13



Gambar 2.13 Matrik Keypad 4x4 (Sumber : [www.alds.stts.edu](http://www.alds.stts.edu))

Dalam gambar 2.8 masing-masing tombol menghubungkan sebuah jalur output (K1; K2; K3 atau K4) ke sebuah jalur input (B1; B2; B3 atau B4), seperti yang digambarkan secara rinci dalam bulatan bagian kanan gambar, tombol “A” menghubungkan jalur K1 ke jalur B4.

Semua tombol mekanis yang biasa dipakai untuk keypad, saat ditekan atau saat tekanan pada tombol dilepas akan bergetar selama lebih kurang 30 sampai 50 mili-detik, sifat ini akan mengakibatkan sub-rutin pembacaan keypad merasakan adanya penekanan tombol secara berulang-ulang, meskipun sesungguhnya tombol hanya ditekan sekali saja. Gejala ini biasanya disebut sebagai bounce.

Untuk mengatasi masalah ini, setelah berhasil membaca nilai tombol yang ditekan, kontroller dipaksa “istirahat” berapa saat sampai tombol tidak bergetar, sebelum membaca tombol berikutnya.

## 2.7. LCD (*Liquid Cristal Display*)


*Liquid Cristal Display* adalah modul tampilan yang mempunyai konsumsi daya yang relatif rendah dan terdapat sebuah kontroler CMOS didalamnya. Kontroler tersebut berfungsi sebagai pembangkit ROM / RAM dan *display* data RAM. Semua fungsi tampilan dikontrol oleh suatu instruksi, modul LCD dapat dengan mudah *diinterfacekan* dengan MPU.

LCD yang digunakan dalam skripsi ini adalah LCD yang memiliki kemampuan sebagai berikut :

- Meliputi 32 karakter yang dibagi menjadi 2 baris dengan *display dot matrik* 5 x 7 ditambah *cursor*.
- Karakter generator ROM dengan 192 karakter.
- Karakter generator RAM dengan 8 tipe karakter.
- Dilengkapi fungsi tambahan yaitu *display clear*, *cursor home*, *display ON/OFF*, *cursor ON/OFF*, *display character blink*, *cursor shift* dan *display shift*.
- Internal data.
- 80 x 8 *bit display* data RAM.
- Dapat *diinterfacekan* dengan  $\mu\text{C}$  8 atau 4 *bit*.
- Internal otomatis dan *reset* pada *power ON*.
- + 5 volt *power supply* tunggal.

Gambar 2.14 di bawah ini menunjukkan LCD beserta pin – pinnya :





Gambar 2.14

Bentuk fisik dari LCD (*Liquid Cristal Display*)

**Sumber:** LCD Module User Manual, Seiko Instruments Inc

Dimana untuk definisi pin-pin yang terdapat dalam LCD (*Liquid Cristal Display*) tersebut dapat dilihat pada tabel berikut ini :

Tabel 2.4 Definisi pin-pin LCD

No	Nama Penyemat	Fungsi
1	Vss	Terminal ground
2	Vcc	Tegangan catu +5 volt
3	Vee	Drive LCD
4	RS	Sinyal pemilih register 0: Instruksi register (tulis) 1: Data Register (tulis dan baca)
5	R/W	Sinyal seleksi tulis atau baca 0: Tulis 1: Baca
6	E	Sinyal operasi awal, sinyal ini mengaktifkan data tulis dan baca
7 – 14	DB0-DB7	Merupakan saluran data, berisi perintah dan data.
15	V+ BL	Pengendali kecerahan latar belakang LCD 4 - 4,42 V dan

		50 – 500 mA
16	V-BL	Pengendali kecerahan latar belakang LCD 0 V

## 2.8. LAMPU TREFFIC(LED)

Cahaya ini dapat dibangkitkan melalui difusi pada dioda semi konduktor yang biasa disebut LED (*Light Emiting Dioda*). Sedangkan dioda sendiri juga banyak jenisnya termasuk yang bisa memancarkan cahaya saat dialiri arus *forward* padanya, *elektron* dari pita konduksi melewati *junction* dan jatuh kedalam *hole pita valensi*, sehingga elektron – elektron tersebut memancarkan energi. Pada dioda biasa energi ini dipancarkan melalui panas dan dioda yang tidak memancarkan cahaya contohnya *dioda zener* maupun dioda biasa. Lambang dan bentuk dari *Led* tersebut dapat dilihat pada gambar 2.15 berikut dibawah ini :



Gambar 2.15 Simbol Dari LED

## 2.9. RS-485

Penggerak komunikasi RS-485 adalah pembantu komunikasi serial seperti halnya RS-232 yang sudah dipakai dalam transfer data serial sekarang ini. Perbedaan antara keduanya terletak pada panjang saluran yang dipakai, maksimum bit rate, level tegangan data “1” dan ”0”, kebocoran daya dan masukan penerima, mengenai perbedaan tersebut.

Panjang saluran yang di maksud adalah batas panjangnya saluran yang digunakan antara satu driver RS-485 ke driver yang lain yang masih diperbolehkan, ini berkaitan dengan kualitas data yang diterima driver penerima

. Tabel 2.5 menunjukkan karakteristik beberapa tipe komunikasi serial.

Table 2.5 karakteristik beberapa tipe komunikasi serial


Karakteristik	RS 232	RS 485	RS 423
Saluran panjang	100ft		
Maksimum bit/detik	$2 \times 10^4$	$10^5$	$10^6$
Data "1"=making	-1,5 - -36v	$V_A > V_B$	$V_A = -$
Data "0"=spancing	+1,5v +3,6v		
Hubungan pendek	100	100	100
Kebocoran bila daya dimatikan,maksimum tegangan yang diberikan pada yang tak diberi daya	300	100	100
Masukan penerima	1,5 Ujung tunggal	100mv diferensial	100mv diferensial

Sumber : zaks D, 1987

Untuk menampilkan data biner dibutuhkan dua besaran tegangan ( $V_A$  dan  $V_B$ ). Pada RS-485/RS-422 kondisi "1" atau mark dinyatakan dengan membuat tegangan saluran B lebih besar dari saluran A ( $V_A$  dan  $V_B$ ), sedangkan kondisi "0"

atau space dinyatakan dengan membuat saluran A lebih besar dari saluran B ( $V_A > V_B$ ). Syaratnya tegangan antara dua saluran tersebut ( $V_{A-B}$ ) harus lebih besar dari 0,4 V dan lebih baik kecil dari 12 V. keuntungan transmisi *sinyal diferensial* adalah berkurangnya noise dalam satu saluran sinyal, akan berkurang secara sama pada saluran sinyal yang lain [ Douglas V.Hall ,1992].

Gambar 2.16 menunjukkan interface MAX 485.



Gambar 2.16 Interface MAX 485


## BAB III

### PERANCANGAN DAN PEMBUATAN ALAT

Bab ini akan membahas tentang perencanaan dan perancangan alat yang meliputi perencanaan perangkat keras (Hardware) dan perangkat lunak (Software) dari sistem pengaturan kerja motor untuk mengatur agar bisa mebgatur naik-turunnya portal. Pengaturan sistem kerja Sensor kecepatan dan Arah Angin. Perancangan secara keseluruhan dapat dibagi menjadi dua bagian, yaitu :

1. Perancangan Hardware
2. Perancangan Software

#### 3.1 Diagram Blok



Gambar 3.1 Diagram Blok

Fungsi dari tiap – tiap Blok dijelaskan sebagai berikut:

1. Lampu Traffic

Berfungsi sebagai indikator adanya tanda bahaya

2. RS 485

Berfungsi sebagai interface antara pengontrol dan alat

3. LCD

Berfungsi sebagai tampilan batasan kecepatan angin dan arah angin

4. Keypad

Sebagai tombol untuk setting point batasan kecepatan angin

5. Driver Motor 2 Arah

Sebagai penguat tegangan untuk motor portal

6. Motor Portal

Sebagai penggerak naik turun portal

7. ISD

ISD ( Information Storage Device)

Tipe ISD 2590

ISD ini mempunyai kemampuan daya simpan suara, selama 90 detik.

Demikian juga untuk waktu putar ulangnya juga selama 20 detik.

2590 mempunyai rekaman suara akan disimpan dalam sel memori yang tidak mudah hilang.

8. AMPLIFIER

Sebagai penguat tegangan dari ISD

## 9. SPEAKER

Sebagai output, pemberitahuan adanya tanda bahaya sebagai hasil rekaman dari ISD.

## 10. Sensor Optocoupler Kecepatan Angin

Sebagai pembaca pulsa kecepatan angin

## 11. Sensor Optocoupler Arah Angin

Sebagai pembaca pulsa arah angin

## 12. *Mikrokontroler* AT89S52

Digunakan untuk mengolah data yang diterima, mengontrol dan mengendalikan rangkaian - rangkaian yang dihubungkan dengannya

### 3.1.1 Cara Kerja

Sensor kecepatan dan arah angin membaca kecepatan dan arah angin yang akan dikirimkan ke mikrokontroler kemudian memproses kecepatan dan arah angin yang akan dikirim ke operator dengan menggunakan RS 485 yang berfungsi sebagai interface jaringan. Operator akan memproses data yang dikirimkan dari client, apabila data yang dikirimkan dari client melebihi seting point yang telah ditentukan, maka secara otomatis lampu traffick akan menyala merah sebagai tanda bahaya dan ISD akan memberitahukan bahwa kecepatan angin telah melampaui batas normal yang telah ditentukan dengan menggunakan speaker, maka portal akan menutup secara otomatis, ini bertanda bahwa jembatan untuk sementara tidak dapat digunakan.

### **3.1.2. Sensor Kecepatan dan Arah Angin**

Sensor kecepatan yang dipakai merupakan integrasi antara *optocoupler* sebagai sensor elektronik dengan piringan berputar sebagai mekaniknya. Setiap angin berhembus akan menggerakkan piringan, sehingga akan berputar. *Optocoupler* akan membaca setiap perubahan pada gelap/terang dipiringan dengan logika “1” dan logika “0”.

Data ini akan diolah dan disimpan pada sebuah program database. Pada perancangan ini sensor mekanik yang digunakan adalah piringan yang di buat gelap-terang

Untuk sensor arah sensor arah angin menggunakan sensor inframerah sebagai pemancarnya sedangkan penerimanya menggunakan *photodiode*, yang kemudian diintegrasikan dengan sensor mekanik berupa piringan yang berputar. Piringan ini memuat 32 data digital dengan menggunakan sistem kode BCD. Dengan menggunakan 5 buah sensor *photodiode* akan mengkonversi data BCD, yang disesuaikan dengan letak arah angin, jika sensor terhalang (gelap) akan berlogika “0” sedangkan jika tidak terhalang (terang) akan berlogika “1”. data berupa data 5 bit (00000,00001,00010,00011,00100, ... ).

### **3.1.3. Perancangan Rangkaian Sensor**

#### **3.1.3.1. Perencanaan Rangkaian Pemancar LED Infra Red**

Led infra Red dalam hal ini berfungsi sebagai sumber cahaya yang memancarkan sinyal cahaya. Rangkaian dari pemancar LED infra Red seperti pada gambar berikut :





**Gambar 3.2** Rangkaian Pemancar LED Infra Red

Pada perancangan dan pembuatan perangkat keras di sini, di mana sumber tegangan  $V_{cc}$  yang dipakai sebesar 5V dan agar dioda infra merah dapat memancarkan sinar infra merah diperlukan arus sebesar 15mA. Sehingga R dapat dihitung dengan menggunakan rumus:

$$V = I \cdot R$$

Di mana :

$V$  = sumber tegangan

$I$  = arus

$R$  = hambatan

Pada Infra merah :

Diketahui :

$$V = 5 \text{ V}$$

$$R = 330 \ \Omega$$

$$V_{led} = 1.8 \text{ V}$$

Ditanya I dan R ?

$$I = \frac{V - V_{led}}{R}$$


$$= \frac{5 - 1.8}{0.33}$$

$$\begin{aligned}
 &= \frac{3.2}{0.33} \\
 &= 9.6 \text{ mA} \\
 R &= \frac{V - V_{led}}{I} \\
 &= \frac{5 - 1.8}{10} \\
 &= \frac{3.2}{10} \\
 &= 0.32 \text{ K}\Omega \\
 &= 320 \Omega = 330 \Omega
 \end{aligned}$$

Karena hambatan  $320 \Omega$  di pasaran tidak ada, maka nilai R yang digunakan sebesar  $330 \Omega$  sesuai yang ada di pasaran.

### 3.1.3.2. Perencanaan Rangkaian Penerima Infra Red

Pada sensor arah angin digunakan photodiode sebagai penerima sinyal cahaya yang dipancarkan LED InfraRed dan photodiode dipasang piringan dimana piringan tersebut terdapat sisi gelap-terang,



**Gambar 3.3** Rangkaian Penerima InfraRed

Sedangkan pada photodiode diperlukan arus sebesar  $0.32 \text{ mA}$  sehingga besarnya R dapat dihitung:

Diketahui :

$$V = 5 \text{ V}$$

$$R = 10 \text{ k}$$

$$V_{led} = 1.8 \text{ V}$$

Ditanya I dan R ?

$$I = \frac{V - V_{led}}{R}$$

$$= \frac{5 - 1.8}{10}$$

$$= \frac{3.2}{10}$$

$$I = 0.32 \text{ mA}$$

$$R = \frac{V - V_{led}}{I}$$


$$= \frac{5 - 1.8}{0.32}$$

$$= \frac{3.2}{0.32}$$

$$R = 10 \text{ k}$$

#### 3.1.4. Perancangan Rangkaian Sensor Kecepatan Angin


Pada perancangan rangkaian ini dihubungkan dengan kaki port 2.0 pada mikrokontroler AT89S52 client.



Gambar 3.4 Rangkaian Optocoupler Pembaca Kecepatan Angin

Rangkaian sensor yang digunakan adalah *optocoupler* yang berfungsi untuk mendeteksi jumlah pulsa yang masuk dari kincir angin yang dipasang dari poros kincir angin. Rangkaian Optocoupler ini terdiri dari dioda pemancar cahaya dan Photiododa yang terpisah oleh celah, dan apabila diberi tegangan maka akan menghasilkan tegangan output berupa pulsa.

Photiododa pada optocoupler berfungsi untuk menerima sinar dari dioda pemancar cahaya.



Gambar 3.5 Rangkaian optocoupler

Led Infra Red dalam hal ini berfungsi sebagai sumber cahaya yang memancarkan sinyal cahaya. Rangkaian dari pemancar LED Infra Red seperti pada gambar 3.5.

Rangkaian dioda pemancar cahaya (LED Infra Red) dengan  $V_{cc} = 5\text{Volt}$  diperlukan arus sebesar 10 mA sehingga besarnya R dapat dihitung :

Diketahui :

$$V = 5 \text{ V}$$

$$R = 330 \Omega$$

$$V_{led} = 1.8 \text{ V}$$

Ditanya I dan R ?

$$I = \frac{V - V_{led}}{R}$$

$$= \frac{5 - 1.8}{0.33}$$

$$= \frac{3.2}{0.33}$$

$$= 9.6 \text{ mA}$$

$$R = \frac{V - V_{led}}{I}$$

$$= \frac{5 - 1.8}{10}$$

$$= \frac{3.2}{10}$$

$$= 0.32 \text{ K}\Omega$$

$$= 320 \Omega = 330 \Omega$$

Karena hambatan  $333 \Omega$  di pasaran tidak ada, maka nilai R yang digunakan sebesar  $330 \Omega$  sesuai yang ada di pasaran.

Sedangkan pada photodioda diperlukan arus sebesar 0.32 mA sehingga besarnya R dapat dihitung:

Diketahui :

$$V = 5 \text{ V}$$

$$R = 10 \text{ k}$$

$$V_{led} = 1.8 \text{ V}$$

Ditanya I dan R ?

$$I = \frac{V - V_{led}}{R}$$

$$= \frac{5 - 1.8}{10}$$

$$= \frac{3.2}{10}$$

$$I = 0.32 \text{ mA}$$

$$R = \frac{V - V_{led}}{I}$$

$$= \frac{5 - 1.8}{0.32}$$


$$= \frac{3.2}{0.32}$$

$$R = 10 \text{ k}$$

### 3.1.5. Piringan Untuk Sensor Kecepatan Angin

Pada Optocoupler yang difungsikan sebagai pengukur kecepatan angin dipasang piringan yang berberbentuk silindris yang dibuat gelap/terang sebanyak 10 yang akan menghasilkan 10 buah pulsa keluaran dalam satu putaran. Banyaknya putaran tergantung pada kencang lambatnya angin, semakin angin bertiup, maka semakin banyak putaran dan pulsa yang di hasilkan.

Pulsa yang di hasilkan oleh Optocoupler ini akan di konterkan oleh mikrokontroller. Dari counter ini akan diketahui berapa banyak pulsa yang dihasilkan oleh piringan optocoupler yang diasumsikan sebagai kecepatan angin, Pad piringan optocoupler, lubang satu dengan lainnya mempunyai selisi beda sudut  $36^{\circ}$ . Misalkan dalam satu lubang pada piringan 1/10 putaran kecepatan dalam satuan Km dan pengukuran ini dilakukan per detik, maka apabila dalam satuan detik hanya dihasilkan 2 pulsa keluaran, maka kecepatan angin diasumsikan sebesar 0,2 m/det.



**Gambar 3.6** Piringan Sensor Untuk Kecepatan Angin

Untuk mencari kecepatan angin digunakan rumus dasar sebagai berikut :

$$V = \frac{S}{t}$$

dimana :

$$t = T = \frac{60}{n \cdot \omega} \text{ dan}$$

$S$  disini sama dengan  $K = 2 \cdot \pi \cdot r$

Ket :

$n$  = Jumlah sisi terang pada piringan

$\omega$  = Kecepatan sudut (rpm)

$T$  = Periode (detik)

$K$  = Keliling lingkaran (m)

$r$  = Jari-jari Piringan (m)

$\pi = 3,14$

Sehingga diperoleh persamaan kecepatan sebagai berikut :

$$V = \frac{S}{t}$$
$$V = \frac{2 \cdot \pi \cdot r}{T}$$

Misal  $\omega = 10$  rpm ;  $r = 5$  cm ;  $T = 0,1875$  sec maka :

$$V = \frac{2 \cdot \pi \cdot r}{T}$$
$$V = \frac{2 \times 3.14 \times 5 \times 10^{-2}}{0,1875}$$
$$V = 8,932 \text{ m/s}$$

### 3.1.6 Perencanaan Rangkain Sensor Arah Angin

Pada perancangan ini Seneor arah angin dihubungkan pada mikrokontroller:

Port 0.0 (kaki 39) dihubungkan dengan Optocoupler ArahAngin


Port 0.1 (kaki 38) dihubungkan dengan Optocoupler ArahAngin

Port 0.2 (kaki 37) dihubungkan dengan Optocoupler ArahAngin



Port 0.3 (kaki 36) dihubungkan dengan Optocoupler Arah Angin

Port 0.4 (kaki 35) dihubungkan dengan Optocoupler Arah Angin




Gambar 3.7 Rangkaian Optocoupler Pembaca Arah Angin

### 3.1.7. Piringan Untuk Sensor Arah Angin

Piringan yang dipasang pada sensor arah angin berbentuk silindris seperti sensor pada kecepatan angin, hanya bedanya piringan dibuat pola-pola pembentuk kode yang tersusun secara konsentris pada sisi piringan tersebut. Pola-pola tersebut terbentuk dari segment-segment yang bergantian antara gelap dan terang pada piringan.

Piringan ini terdiri dari 5 cincin yang disusun secara dari pusat menuju ke arah luar jumlah bagian gelap-terang pada cincin konsentris bertambah dalam cacahan biner pada cincin terluar. Maka masing-masing posisi sudut dari poros penggerak akan mempunyai kombinasi kode yang berbeda.

Karena pada piringan ini dipasang 5 photodiode yang akan mendeteksi semua bilangan biner yang ada pada piringan, maka  $360^{\circ} : 2^5 = 11\frac{1}{4}^{\circ}$ . Ini berarti lubang satu dengan yang lainnya pada piringan selisih beda sudut sebesar  $11\frac{1}{4}^{\circ}$ .



**Gambar 3.8** Piringan Pada Sensor Arah Angin

Dari piringan diatas, maka akan didapat pengkodean arah mata angin seperti terlihat pada tabel 3.1.dibawah ini.

**Tabel 3.1** Pengkodeaan Arah Angin Menggunakan Pencacah Bilangan Biner

DESIMAL	BILANGAN BINER	ARAH	SUDUT
0	0 0 0 0 0	UTARA	0 <sup>0</sup>
1	0 0 0 0 1		11,25 <sup>0</sup>
2	0 0 0 1 0		22,5 <sup>0</sup>
3	0 0 0 1 1	BARAT LAUT	33,75 <sup>0</sup>
4	0 0 1 0 0		45 <sup>0</sup>
5	0 0 1 0 1		56,25 <sup>0</sup>
6	0 0 1 1 0	BARAT	67,5 <sup>0</sup>
7	0 0 1 1 1		78,75 <sup>0</sup>
8	0 1 0 0 0		90 <sup>0</sup>
9	0 1 0 0 1		100,25 <sup>0</sup>
10	0 1 0 1 0		112,5 <sup>0</sup>

11	01011	BARAT DAYA	123,75 <sup>0</sup>
12	01100		135 <sup>0</sup>
13	01101		146,25 <sup>0</sup>
14	01110	SELATAN	157,5 <sup>0</sup>
15	01111		168,75 <sup>0</sup>
16	10000		180 <sup>0</sup>
17	10001		191,25 <sup>0</sup>
18	10010		205,5 <sup>0</sup>
19	10011	TENGGARA	213,75 <sup>0</sup>
20	10100		225 <sup>0</sup>
21	10100		236,25
22	10110	TIMUR	247,5
23	10111		258,75 <sup>0</sup>
24	11000		270 <sup>0</sup>
25	11001		281,25 <sup>0</sup>
26	11010		292,5 <sup>0</sup>
27	11011	TIMUR LAUT	303,75 <sup>0</sup>
28	11100		315 <sup>0</sup>
29	11101		326,25 <sup>0</sup>
30	11110	UTARA	337,5 <sup>0</sup>
31	11111		348,75 <sup>0</sup>

## **3.2 Perancangan Mikrokontroller**

### **3.2.1 Perancangan Mikrokontroller Untuk Operator**

Agar sebuah mikrokontroller dapat bekerja sebagai pengontrol, maka kaki – kaki/ port mikrokontroller dihubungkan pada rangkaian – rangkaian *eksternal*. Pada perancangan untuk operator ini dipaparkan port apa saja yang akan digunakan pada mikrokontroller AT89S52 yaitu:

**1. Port 0** dihubungkan dengan ISD dan LCD

**2. Port 1** dihubungkan dengan key ped

**3. Port 2**

Port 2.2 (kaki 23) dihubungkan dengan PD (Kaki 24) High ISD

Port 2.3 (kaki 24) dihubungkan dengan PR (kaki 27) Start ISD

Port 2.4 (kaki 25) dihubungkan dengan A9 (kaki 10) Low ISD

Port 2.5 (kaki 26) dihubungkan dengan A8 (kaki 9) pada ISD

Port 2.6 (kaki 27) dihubungkan dengan kaki 4 pada LCD

Port 2.7 (kaki 28) dihubungkan dengan kaki 6 pada LCD

**RXD** (kaki 10) dihubungkan dengan R0 (Kaki 1) Pada RS485

**TXD** (kaki 11) dihubungkan dengan DI (Kaki 4) Pada RS485

**INT0** (kaki 12) dihubungkan dengan RE dan DE Pada RS485

**INT1** (kaki 13) dihubungkan dengan input2 pada driver motor L298D

**T0** (kaki 14) dihubungkan dengan input1 pada driver motor L298D

**T1**(kaki 15) dihubungkan dengan LED warna Merah Pada traffic Lamp


**WR** (kaki 15) dihubungkan dengan LED warna kuning Pada traffic Lamp

**RD** (kaki 15) dihubungkan dengan LED warna Hijau Pada traffic Lamp

**Reset** (kaki 9) dihubungkan dengan rangkaian reset

**X1** (kaki 18) **X2** (kaki 19) dihubungkan dengan rangkaian osilator

EAA/P (kaki 40) Dan VCC (kaki 31) dihubungkan dengan tegangan 5V



Gambar 3.9 Perancangan Mikrokontroler Untuk Operator

### 3.2.2 Perancangan Mikrokontroler Untuk Client

Pada Rangkaian *mikrokontroler* AT89S52 untuk clien berfungsi sebagai pengolah data digital yang akan dikirimkan ke server menggunakan RS 485

Mikrokontroler untuk client ini terdapat port - port yang dihubungkan pada rangkaian pendukung yaitu:


Port 0

P0.0 - P0.5 (kaki 34 - 39) dihubungkan dengan optocoupler

RXD dihubungkan dengan RO pada RS485

TXD dihubungkan dengan DI pada RS485


INT0 dihubungkan dengan RE dan DE pada RS485.



Gambar 3.10 Perancangan Mikrokontroler Untuk Client

### 3.3 Perancangan Koneksi RS 485

Pada perancangan ini digunakan komunikasi serial antara mikrokontroler AT89S52 sebagai operator dan AT89S52 sebagai klien. Pada rangkaian komunikasi serial ini terdapat masing-masing 8 kaki yang dihubungkan pada RS485 maupun pada mikrokontroler yang berfungsi sebagai pembaca dan pengirim data, yaitu:



Gambar 3.11 Perancangan koneksi RS 485

### 3.3.1 RS485 pada OPERATOR

Kaki 1 ( RO ) dihubungkan dengan RXD pada mikrokontroller

Kaki 2 ( RE ) dihubungkan dengan INT0 pada mikrokontroller

Kaki 3 ( DE ) dihubungkan dengan INT0 pada mikrokontroller

Kaki 4 ( DI ) dihubungkan dengan TXD pada mikrokontroller

Kaki 5 dihubungkan pada ground

Kaki 6 ( A ) dihubungkan dengan kaki A pada RS485 client

Kaki 7 ( B ) dihubungkan dengan kaki B pada RS485 client

Kaki 8 sebagai VCC

### 3.3.2 RS485 pada CLIENT

Kaki 1 ( RO ) dihubungkan dengan RXD pada mikrokontroller

Kaki 2 ( RE ) dihubungkan dengan INT0 pada mikrokontroller

Kaki 3 ( DE ) dihubungkan dengan INT0 pada mikrokontroller

Kaki 4 ( DI ) dihubungkan dengan TXD pada mikrokontroller

Kaki 5 dihubungkan pada ground

Kaki 6 ( A ) dihubungkan dengan kaki A pada RS485 client

Kaki 7 ( B ) dihubungkan dengan kaki B pada RS485 client

Kaki 8 sebagai VCC

### 3.4 Rangkaian LCD ( *Liquid Crystal Display* )

LCD diperlukan untuk menampilkan nilai karakter *input* yang akan diproses dan data karakter *output* dari hasil pengukuran supaya hasil proses dan pengukuran bisa dipahami oleh manusia. Rangkaian LCD ini dalam pengoperasiannya memerlukan 8 bit data dan 3 bit kontrol. Bagian utama dari rangkaian ini adalah penampil karakter LCD 16 x 2 baris. RS (*Register Select*) dan *Enable* pada pin 4 dan pin 6 yang merupakan kontrol dari LCD. Saluran data (*data bus*) dihubungkan ke port 0 mikrokontroller. Untuk pin R/W akan berlogika *low* (0) apabila dihubungkan dengan *ground* maka LCD difungsikan hanya untuk menuliskan program atau data ke *display*. Untuk mengambil data dari mikrokontroller maka pin-pin data dihubungkan dengan *port* dari mikrokontroller.

Pada lembaran *datasheet* modul LCD M1632 SEIKO INSTRUMENT INC disebutkan bahwa:

*Power supply LCD* meliputi :

$V_{ss} = 0 \text{ V}$

$V_{cc} = 5 \text{ V} \pm 5\% (2\text{mA})$

*Power supply back light* :

$V + BL = 4 - 4,2 \text{ V} (50 \text{ sampai } 200 \text{ mA})$

$V \text{ BL} = 0 \text{ V (GND)}$




Pada input V + BL dipasang sebuah dioda 1N4001 (bahan silicon dengan  $V_d = 0,65 \text{ V}$  sampai  $0,7 \text{ V}$ ). tujuannya adalah didapatkan tegangan V + BL sebesar  $4 - 4,2 \text{ V}$  dengan perhitungan sebagai berikut :

$$V_{cc} = V_d + (V + BL)$$

$$5 = 0,7 + (V + BL)$$

$$(V + BL) = 5 - 0,7 = 4,3 \text{ Volt.}$$


Dipilih dioda 1N4001 karena arus maksimum yang biasa dilewatkan oleh dioda ini sebesar 1A, berikut ini adalah rangkaian lengkap modul LCD yang digunakan dalam perancangan pada gambar 3.5.



Gambar 3.12 Rangkaian LCD

### 3.5 ISD 2590

Pada perancangan alat ini ISD (*Information Storage Device*) yang digunakan tipe ISD 2590, dimana ISD ini mempunyai kemampuan daya simpan suara, selama 90 detik. Demikian juga untuk waktu putar ulangnya juga selama 20 detik. ISD dengan tipe 2590 mempunyai rekaman suara akan disimpan dalam sel. Memori yang tidak mudah hilang (*nonvolatile*) yang mempunyai kemampuan untuk menyimpan suara sepanjang 90 detik. Rangkaian ISD dapat dilihat pada gambar 3.6




Gambar 3.13 Rangkaian ISD 2590

### 3.6 Amplifier

LM386 Adalah sebuah penguat suara yang dirancang untuk digunakan pada aplikasi-aplikasi bertegangan rendah. Peningkatan di buat sampai 20 pada bagian dalam untuk menjaga bagian luar tetap pada hitungan rendah, tapi tambahan sebuah resistor dan kapasitor luar antara pin 1 dan 8 akan meningkatkan tambahan terhadap nilai manapun mulai dari 20 sampai 200.

Pemakaian bereferensi-dasar sedangkan hasilnya secara otomatis membiarkan ke 1-1/2 penyedia tegangan. Penarikan/penyedotan daya diam hanya 24 miliwatts ketika sedang bekerja mulai dari sebuah penyedia 6 volt, membuat LM386 ideal untuk pengoperasian dengan baterai.




Gambar 3.14 Rangkaian Amplifier LM386

### 3.7 Perancangan Traffic led

Traffic led merupakan rangkaian yang berfungsi sebagai indikator pada jembatan, apakah jembatan aman untuk dilewati atau tidak. Traffic led jika berwarna hijau ini bertanda bawa jembatan aman untuk dilewati, tetapi jika berwarna merah maka jembatan tidak aman untuk dilewati, rangkaian ini dihubungkan ke mikrokontroller

Pada traffic led memiliki 3 lampu indikator yang dihubungkan dengan mikro kontroller yaitu:

- Led merah, dihubungkan pada Port 3.5 (T1)  
memberitahukan bahwa jembatan berbahaya untuk dilewati
- Led kuning dihubungkan pada Port 3.6 (TR)  
Memberitahukan bahwa keadaan angin pada jembatan tidak terlalu baik
- Led hijau dihubungkan pada Port 3.7 (RD)  
Jembatan aman



Gambar 3.15 Rangkaian Traffic led

Menentukan R pada rangkaian traffic led

Diketahui :

$$V = 1.8$$


$$I = 5 \text{ sampai } 15\text{mA}$$

Ditanya R = ?

$$\begin{aligned}
 R &= \frac{V - V_{led}}{I} \\
 &= \frac{5 - 1.8}{10} \\
 &= \frac{3.2}{10} \\
 &= 0.32K\Omega \\
 &= 320\Omega = 330\Omega
 \end{aligned}$$

Karena hambatan 333  $\Omega$  di pasaran tidak ada, maka nilai R yang digunakan sebesar 330  $\Omega$  sesuai yang ada di pasaran.


### 3.8 Driver Motor L298D



Gambar 3.16 Driver Motor L298D

Driver yang berfungsi mengatur pergerakan motor yang dihubungkan dengan port 3.4 (To) – port 3.5 (INT1) pada mikrokontroler.

#### 3.10.1. Karakteristik Driver L298D




Gambar 3.17 L298D

1. Operasi tegangan hingga 46v
2. Total current DC hingga 4A
3. Overtemperatur proteksi
4. Logic "0" input hingga 1,5v  
(high nois immunity)


### 3.9 Rangkaian Keypad

Pada gambar 3.8 adalah blok diagram hubungan *keypad* dengan *mikrokontroller*. *Keypad* yang digunakan adalah *keypad matriks 4x4*. Port yang digunakan untuk sinyal port 1.0 – port 1.3 dari mikrokontroller masuk ke kelompok baris *keypad*, sedangkan kelompok kolom *keypad* dihubungkan ke port 1.4 – port 1.7 *mikrokontroller*. Untuk fungsi dari tombol-tombol *keypad* tergantung pada pemrogram. Berikut blok diagram dari penyambungan *keypad* ke *mikrokontroller*




Gambar 3.18 Blok Diagram Hubungan Keypad Dengan Mikrokontrolle

### 3.10. Diagram Alir Sistem



Gambar 3.19 Flowchart 1



Gambar 3.20 Flowchart 2

## **BAB IV**

### **PENGUJIAN DAN HASIL**

Bab ini akan membahas mengenai pengujian alat yang telah dirancang. Tujuan pengujian alat ini adalah untuk mengetahui kerja dari sistem yang dibuat masing – masing blok, sehingga dapat diketahui kepresisian kerja dari alat yang telah direncanakan. Secara umum tujuan dari pengujian tersebut adalah sebagai berikut :

1. Mengetahui proses kerja dari masing – masing rangkaian ( blok).
2. Memudahkan pendataan spesifikasi alat.
3. Memudahkan perawatan dan perbaikan apabila sewaktu – sewaktu terjadi kerusakan.

Pengujian dilakukan secara berulang – ulang untuk mendapatkan hasil pengukuran yang tepat. Prosentase kesalahan antara hasil pengukuran dan hasil perhitungan dapat dicari dengan rumus sebagai berikut :

#### **4.1 Pengujian Rangkaian Sensor Kecepatan Angin**

##### **4.1.1 Tujuan Pengujian**


Untuk mengetahui apakah rangkaian sensor kecepatan angin (optocoupler) ini dapat bekerja sebagaimana yang diinginkan

##### **4.1.2 Peralatan yang digunakan**

- *Indikator Led.*
- *Multimeter digital.*
- *Rangkaian Optocoupler.*
- *Catu daya 5 volt*



### 4.1.3 Prosedur Pengujian



Gambar 4.1 Rangkaian pengujian optocoupler

1. Merangkai peralatan yang digunakan sesuai gambar 4.1
2. Memberikan catu daya 5 v pada rangkaian optocoupler
3. Mengarahkan berkas sinar ke photodiode pada jarak sekitar 2 cm
4. Mengamati keluaran indikator led

### 4.1.4 Hasil Pengujian

Hasil dari Pengujian Optocoupler ditunjukkan pada table 4.1 berikut

Table 4.1 Hasil Pengujian Optocoupler Sensor Kecepatan Angin

Ada/Tidak Ada Halangan	Tegangan Output	Logika
Ada	4,2 V	High
Tidak	130,6 $\mu$ V	Low

Photodiode akan berlogika 0 (low) jika mendapatkan halangan, dan akan berlogika 1 (high) jika tidak mendapatkan halangan

Berdasarkan hasil dari pengujian yang dilakukan, terlihat bahwa optocoupler tersebut bekerja dengan baik sesuai perencanaan.

## 4.2 Pengujian Sensor Arah Angin

### 4.2.1 Tujuan

Untuk mengetahui apakah rangkaian sensor Arah angin (optocoupler) ini dapat bekerja sebagaimana yang diinginkan

### 4.2.2 Peralatan yang Digunakan

- *Indikator Led.*
- *Multimeter digital.*
- *Rangkaian Optocoupler.*
- *Catu daya 5 volt.*

### 4.2.3 Prosedur Pengujian



Gambar 4.2 Rangkaian pengujian optocoupler

1. Merangkai peralatan yang digunakan sesuai gambar 4.2
2. Memberikan catu daya 5 v pada rangkaian optocoupler
3. Mengarahkan berkas sinar ke photodiode pada jarak sekitar 2 cm
4. Mengamati keluaran indikator led

### 4.2.4 Hasil Pengujian

Hasil dari Pengujian Optocoupler ditunjukkan pada table 4.2 berikut

Table 4.2 Hasil pengujian optocoupler Sensor Arah Angin

Ada/Tidak Ada Halangan	Tegangan Output	Logika
Ada	4,2 V	High
Tidak	130,6 $\mu$ V	Low

Photodiode akan berlogika 0 (low) jika mendapatkan halangan, dan akan berlogika 1 (high) jika tidak mendapatkan halangan

Berdasarkan hasil dari pengujian yang dilakukan, terlihat bahwa optocoupler tersebut bekerja dengan baik sesuai perencanaan.

### 4.3. Pengujian Rangkaian Driver Motor DC

#### 4.3.1 Tujuan Pengujian

Untuk mengetahui apakah rangkaian driver Motor pada Driver Motor Penggerak Naik/Turun portal dapat bekerja sesuai dengan perencanaan


#### 4.3.2 Peralatan yang Digunakan

1. *Motor DC*
2. Mikrokontroler AT89S52
3. *Multimeter digital*
4. *Power Supply driver Motor DC*
5. *Power Supply Motor DC*

#### 4.3.3 Langkah-Langkah Pengujian

1. Alat dirangkai seperti dalam Gambar 4.3 dan memberikan logika *driver Motor*.
2. Mengukur nilai tegangan keluaran pada Motor.

3. Memberikan logika pada port driver Motor.
4. Mengukur kembali nilai tegangan keluaran pada Motor.
5. Memberikan logika tinggi pada rangkaian NIAIK/TURUN driver Motor.
6. Mengukur polaritas tegangan keluaran pada Motor dan melihat arah putar Motor DC.



Gambar 4.3 Pengujian Rangkaian Driver Motor DC

#### 4.3.4 Hasil dan Analisis Pengujian

Tabel 4.3 Hasil Pengujian Rangkaian Driver Motor DC

Nomor	Masukan Logika pd Driver Motor DC		V out pada Motor DC	Polaritas Tegangan pd Motor DC	Arah Putaran Motor
	ON/OFF	Atas/Bawah			
1	LOW (0)	LOW (0)	0 Volt	-	-
2	HIGH (1)	LOW (0)	12 Volt	Positif	Ke Atas
3	HIGH (1)	HIGH (1)	12 Volt	Negatif	Ke Bawah

#### 4.4 Pengujian Rangkaian Tampilan LCD

##### 4.4.1 Tujuan


Untuk mengetahui kemampuan rangkaian tampilan yang sudah dibuat apakah dapat mendukung sistem yang direncanakan untuk menampilkan data pada LCD.

##### 4.4.2 Peralatan yang Digunakan

1. *Power Supply 5 Volt*
2. *Sistem Mikrokontroler dan LCD M1632*

##### 4.4.3 Prosedur Pengujian


1. Menyusun rangkaian seperti dalam Gambar 4.4
2. Menjalankan program untuk menampilkan tulisan "Identitas Alat"
3. Mengamati keluaran pada LCD.



Gambar 4.4 Diagram Blok Pengujian Rangkaian Tampilan

#### 4.4.4 Hasil dan Analisa Pengujian

Dari hasil Pengujian dapat dilihat bahwa rangkaian tampilan dapat bekerja dengan baik.



#### 4.5 Pengujian Rangkaian *Input Keypad*

##### 4.5.1 Tujuan

Untuk menguji apakah tombol *keypad* dapat bekerja sebagai inputan, dan mensimulasikan tombol yang ditekan melalui suara *buzzer* pada multimeter digital.


##### 4.5.2 Peralatan yang digunakan

1. *Keypad*
2. *Multimeter*

##### 4.5.3 Pelaksanaan Pengujian

1. Alat – alat dirangkai seperti dalam gambar 4.4
2. Menekan tombol – tombol pada *keypad* dan mengamati serta mencatat keluaran

3. Memberikan kombinasi masukan dengan menekan tombol – tombol *keypad*



Gambar 4.5 Pengujian Keypad

4. Memberikan kombinasi masukan dengan menekan tombol – tombol *keypad*

**4.5.4. Hasil Pengujian**

Tabel 4.4 Hasil Pengujian Keypad

TOMBOL	BARIS				KOLOM			
	1	2	3	4	1	2	3	4
1	1	0	0	0	1	0	0	0
2	1	0	0	0	0	1	0	0
3	1	0	0	0	0	0	1	0
A	1	0	0	0	0	0	0	1
4	0	1	0	0	1	0	0	0
5	0	1	0	0	0	1	0	0
6	0	1	0	0	0	0	1	0
B	0	1	0	0	0	0	0	1
7	0	0	1	0	1	0	0	0

8	0	0	1	0	0	1	0	0
9	0	0	1	0	0	0	1	0
C	0	0	1	0	0	0	0	1
#	0	0	0	1	1	0	0	0
0	0	0	0	1	0	1	0	0
*	0	0	0	1	0	0	1	0
D	0	0	0	1	0	0	0	1

\*Keterangan : Cara membaca tabel diatas adalah jika antara baris dan kolom terhubung (1) maka akan membentuk matrik baris dan kolom sesuai penekanan tombol keypad.



Gambar 4.6 Pengecekan Jalur Keypad Dengan Multimeter.

#### 4.5.5 Analisa Hasil Pengujian

Dari rangkaian pengujian didapatkan bahwa untuk membentuk satu karakter penekanan keypad maka baris dan kolom harus terhubung. Sebagai contoh : jika angka 1 ditekan kemudian mengeceknya menggunakan multimeter pada baris 1 dan kolom 1 maka akan terdengar suara buzzer pada multimeter, begitu seterusnya pada penekanan keypad yang lain sesuai tabel




## 4.6. Pengujian IC Penyimpan Suara ISD 2590

### 4.6.1. Tujuan

Tujuan dari pengujian IC ini adalah untuk mengetahui apakah ISD2590 dapat melakukan perekaman suara dengan baik atau tidak.

### 4.6.2. Langkah Percobaan

1. Menghubungkan peralatan sesuai dengan blok diagram berikut :



Gambar 4.7 Diagram Blok Pengujian ISD2590

2. Pin A0 – A7 di beri logika alamat pesan yang diinginkan..
3. Mengaktifkan *Power Up Chip and select record/playback mode* dengan memberikan kondisi “low” pada pin PD.
4. Memulai perekaman dengan memberikan kondisi “low” pada pin P/ R dan CE .
5. Mengakiri sebuah perekaman dengan memberikan kondisi “high” pada pin CE atau PD.
6. Memulai pemutaran hasil perekaman dengan memberikan kondisi “high” pada pin P/ R dan pulsa “low” pada pinCE .

### 4.6.3. Hasil Pengujian

Dari hasil proses perekaman suara melalui *mic codensor* yang telah dilakukan sebelumnya, dihasilkan suara dari speaker dengan kualitas suara mendekati sebenarnya.

## 4.7 Pengujian Keseluruhan

### 4.7.1 Pengujian Set Poin, Kecepatan dan Arah Angin

Table 4.5 Hasil pengujian perbandingan, Set Poin,Kecepatan dan Arah Angin

Arah	Kecepatan	Set point	Motor	Traffic led	ISD
Utata	5 km/jam	8 km/jam	Naik	Hijau	Off
	6 km/jam	-	-	-	-
	7 km/jam	-	-	-	-
	8 km/jam	-	-	-	-
Barat Laaut	5 km/jam	8 km/jam	Naik	Hijau	Off
	6 km/jam	-	-	-	-
	7 km/jam	-	-	-	-
	8 km/jam	8 km/jam	Naik	Hijau	Off
Barat	5 km/jam	8 km/jam	Naik	Hijau	Off
	6 km/jam	-	-	-	-
	7 km/jam	-	-	-	-
	8 km/jam	-	Turun	Merah	On
Batar daya	5 km/jam	8 km/jam	Naik	Hijau	Off
	6 km/jam	-	-	-	-
	7 km/jam	-	-	-	-
	8 km/jam	-	-	-	-
Selatan	5 km/jam	8 km/jam	Naik	Hijau	Off
	6 km/jam	-	-	-	-
	7 km/jam	-	-	-	-

	8 km/jam	-	-	-	-
<b>Tenggara</b>	5 km/jam	8 km/jam	Naik	Hijau	Off
	6 km/jam	-	-	-	-
	7 km/jam	-	-	-	-
	8 km/jam	-	-	-	-
<b>Timur</b>	5 km/jam	8 km/jam	Naik	Hijau	Off
	6 km/jam	-	-	-	-
	7 km/jam	-	-	-	-
	8 km/jam	-	Turun	Merah	On
<b>Timur Laut</b>	5 km/jam	8 km/jam	Naik	Hijau	Off
	6 km/jam	-	-	-	-
	7 km/jam	8 km/jam	Naik	Naik	Off
	8 km/jam	-	-	-	-

Dari hasil pengujian dapat diketahui bahwa tanda bahaya akan memberitahukan setelah diketahui kecepatan angin  $\geq 8$  km/jam dan arah angin berhembus dari arah samping (Timur dan Barat pada set point)



Gambar 4.8 Alat dan Portal

## **BAB V**

### **PENUTUP**

#### **5.1. Kesimpulan**

Dari hasil perancangan dan pembuatan sistem peringatan dini terhadap bahaya kecepatan angin dan pendeteksi arah angin pada jembatan suramadu berbasis mikrokontroler AT89S8252 ini dapat diambil kesimpulan antara lain:

1. Keakurasian pengukuran arah angin di pengaruhi oleh pemasangan kincir angin dengan memperhatikan kode piringan arah angin tepat menunjukan utara sebagai acuan pertama.
2. Piringan untuk sensor arah angin dibagi dalam 32 segmen (16 sisi gelap, 16 sisi terang). Sehingga memiliki beda sudut  $11,25^\circ$ . Semakin kecil beda sudutnya, data yang dihasilkanakan lebih akurat.
3. Pada pengujian sensor arah angin jika ada halangan maka dihasilkan tegangan 4,44 Volt yang berlogika high, dan jika tidak ada halangan dihasilkan tegangan  $075,6 \mu V$  yang berlogika low
4. Pada pengujian sensor kecepatan jika ada halangan maka dihasilkan tegangan 4,2 Volt yang berlogika high, dan jika tidak ada halangan dihasilkan tegangan  $130,6 \mu V$  yang berlogika low.

## **5.2. Saran**




- Meskipun hasil pengujian dan analisis sudah menyampai keadaan yang diharapkan namun masih banyak perbaikan atau pengembangan yang dapat dilakukan untuk lebih meningkatkan lagi performasi alat.
- Bahan yang digunakan untuk angin diharapkan dari bahan yang ringan tapi kuat. Agar kecepatan angin keccilpun dapat terdeteksi. Dan apabila ada angin yang kecepatannya besar, kincir angin dapat menahan tidak goyang dan rusak

## DAFTAR PUSTAKA

1. Agfianto Eko Putra. 2002. *Teknik Antar Muka Komputer: Konsep dan aplikasi*, Yogyakarta: Graha Ilmu.
2. Albert Paul Malvino, Hanapi Gunawan. 1990. *Prinsip-prinsip Elektronika*, Erlangga, Jakarta.
3. Tokheim, Roger L, *Digital Electronics*, Erlangga, Jakarta, 1995
4. Melani Satyoadi. 2004. *Elektronika Digital*. Andi, Yogyakarta.
5. Steeman, J. P. M. 1998. *Datheet Book 2*. PT. Elex Medikompetindo, Jakarta.
6. *National Operational Amplifiers Databook*, 1995
7. Leon W. Couch, II. (1995). *Digital and Analog Communication Systems*. (3rd edition). Upper \ Saddle River, New Jersey, 07458: Prentice Hall.
8. Mismail, Budiono, *Dasar-dasar Rangkaian Logika Digital*, Penerbit ITB, Bandung, 1998.
9. Putra, Agfianto Eko, *Belajar Mikrokontroler AT89C51/52/55*, Penerbit Gava Media, Yogyakarta, 2002.

THE MIDDLEMAN









## LEMBAR PENGAJUAN JUDUL SKRIPSI JURUSAN TEKNIK ELEKTRO S-1

Konsentrasi . Teknik Energi Listrik/Teknik Elektronika/Teknik Komputer & Informatika\*)

1.	Nama Mahasiswa: <u>chendra</u>	Nim: <u>0317098</u>
2.	Waktu Pengajuan	Tanggal: <u>24</u> Bulan: <u>JUNI</u> Tahun: <u>2009</u>
3.	Spesifikasi Judul (berilah tanda silang)**)	
	a. Sistem Tenaga Elektrik b. Energi & Konversi Energi c. Tegangan Tinggi & Pengukuran d. Sistem Kendali Industri	e. Elektronika & Komponen <input checked="" type="radio"/> f. Elektronika Digital & Komputer g. Elektronika Komunikasi h. lainnya .....
4.	Konsultasikan judul sesuai materi bidang ilmu kepada Dosen*)  <u>Abraham Asyari ST MT</u>	Ketua Jurusan  <u>Ir. F. Yudi Limpraptono.MT</u> NIP. P. 1039500274
5.	Judul yang diajukan mahasiswa:	<u>perancangan dan pembuatan sistem pernyutan diini terhadap bahaya korsleting dan motor, arah angin, dan hambatan listrik dan berbagai mikrokontroler AT 89C52</u>
6.	Perubahan judul yang disetujui Dosen sesuai materi bidang ilmu	.....
7.	Catatan: ..... ..... .....	Disetujui Dosen <span style="float: right;">200</span>  <u>M. Ibrahim Asyari ST MT</u>

**Perhatian:**

1. Formulir pengajuan ini harap dikembalikan kepada jurusan paling lambat satu minggu setelah disetujui kelompok dosen keahlian dengan dilampirkan proposal skripsi beserta persyaratan skripsi sesuai form S-1
2. Keterangan: \*) Coret yang tidak perlu  
 \*\*) dilingkari a, b, c, .....atau g sesuai bidang keahlian

Lampiran : I (satu-berkas)  
Pembimbing Skripsi

Kepada : Yth.Bpk. M Ibrahim Ashari,ST,MT  
Dosen Institut Teknologi Nasional  
MALANG

Yang bertanda tangan di bawah ini :

Nama : Chendra  
Nim : 03 17 098  
Jurusan : Teknik Elektro S-1  
Konsentrasi : Teknik Elektronika


Dengan ini mengajukan permohonan, kiranya Bapak/Ibu Bersedia Menjadi Dosen Pembimbing Utama / ~~Pendamping~~ \*), untuk penyusunan skripsi dengan judul (Proposal Terlampir):

**“PERANCANGAN DAN PEMBUATAN SISTEM PERINGATAN DINI TERHADAP BAHAYA KECEPATAN ANGIN DAN PENDETEKSI ARAH ANGIN PADA JEMBRAN SURAMADU BERBASIS MIKROKONTROLLER AT89S8252”**

Adapun tugas tersebut sebagai salah satu syarat untuk menempuh Ujian Akhir Sarjana Teknik  
Demikian permohonan kami dan atas kesediaan Bapak/Ibu kami ucapkan terima kasih.


Malang, 25 Juni 2009

Hormat kami,



Chendra  
NIM : 03 17 098

Mengetahui  
Ketua Jurusan Teknik Elektro S-1



Ir. F. Yudi Limpraptono, MT  
NIP.Y. 10395900274

\*) coret yang tidak perlu

**PERNYATAAN KESEDIAAN DALAM PEMBIMBINGAN SKRIPSI**

Sesuai permohonan dari mahasiswa :

Nama : Chendra

Nim : 03 17 098

Semester : XII ( Dua Belas )

Jurusan : Teknik Elektro S-1

Konsentrasi : Teknik Elektronika

dengan ini menyatakan bersedia / tidak bersedia \*) Membimbing Skripsi dari mahasiswa tersebut dengan judul :

**“PERANCANGAN DAN PEMBUATAN SISTEM PERINGATAN DINI TERHADAP BAHAYA KECEPATAN ANGIN DAN PENDETEKSI ARAH ANGIN PADA JEMBATAN SURAMADU BERBASIS MIKROKONTROLLER AT89S8252”**

Demikian surat Pernyataan ini kami buat agar dapat dipergunakan seperlunya

Malang, 25 Juni 2009

Kami yang membuat pernyataan,



M.Ibrahim Ashari, ST, MT  
NIP.P. 1030100358

Catatan :

Setelah disetujui agar formulir ini  
Diserahkan mahasiswa/i yang bersangkutan  
Kepada Jurusan untuk diproses lebih lanjut  
\*) coret yang tidak perlu



INSTITUT TEKNOLOGI NASIONAL  
Jl. Raya Karanglo Km 2  
MALANG

## FORM BIMBINGAN SKRIPSI

Nama : Chendra  
NIM : 03.17.098  
Masa Bimbingan : 06 juli 2009 s/d 06 Januari 2010  
Judul : Perancangan Dan Pembuatan Sistem Peringatan Dini Terhadap Bahaya Kecepatan Angin dan Pendeteksi Arah Angin Pada Jembatan Suramadu Berbasis Mikrokontroller AT98S52

NO	Tanggal	Uraian	Paraf Pembimbing
1	15 Desember 2009	acc Bab I	
2	15 Desember 2009	acc Bab II	
3	15 Desember 2009	Revisi Bab III	
4	30 des 2009	acc Bab III	
5	7 Jan 2010	Revisi Bab III	
6	27 Jan 10	acc Bab IV	
7		Revisi Bab V	
8	2 Feb 10	acc Bab V	
9			
10			

Malang,  
Dosen Pembimbing

M. Ibrahim Ashari, ST, MT  
NIP P. 1030100358

Form S-4b



INSTITUT TEKNOLOGI NASIONAL  
FAKULTAS TEKNOLOGI INDUSTRI  
JURUSAN TEKNIK ELEKTRO  
JL.Raya Karanglo Km 2  
MALANG

### FORMULIR PERBAIKAN UJIAN SKRIPSI

Dalam pelaksanaan Ujian Skripsi Jenjang Strata 1 Jurusan Teknik Elektro Konsentrasi Teknik Elektronika, maka perlu adanya perbaikan skripsi untuk mahasiswa :

Nama : Chendra  
Nim : 03.17.098  
Masa Bimbingan : 06 Juni 2009 s/d 06 Januari 2010  
Judul Skripsi : Perancangan dan Pembuatan Sistem Peringatan dini Terhadap Bahaya Kecepatan Angin dan Pendeteksi Arah Angin pada Jembatan Suramadu Berbasis Mikrokontroller AT98S52

No	Tanggal	Uraian	Paraf
1	17-06-2010	Latar belakang diperbaiki	
2	17-06-2010	Penulisan Laporan diperbaiki	
3	17-06-2010	Perancangan kecepatan angin dijelaskan	
4	17-06-2010	Laporan perancangan led-led diperbaiki	
5	17-06-2010	Perancangan sensor kecepatan di analisis jangan hanya rumus	
6	17-06-2010	Perancangan amplifier diperbaiki	
7	17-06-2010	Kalibrasi alat	
8	17-06-2010	kesimpulan dan saran diperbaiki	

Malang, Juni 2010  
Dosen Penguji II

(Irmalia S. Faradisa ST, MT)  
NIP. P. 1030000365



INSTITUT TEKNOLOGI NASIONAL  
FAKULTAS TEKNOLOGI INDUSTRI  
JURUSAN TEKNIK ELEKTRO  
JL.Raya Karanglo Km 2  
MALANG

### FORMULIR PERBAIKAN UJIAN SKRIPSI

Dalam pelaksanaan Ujian Skripsi Jenjang Strata 1 Jurusan Teknik Elektro Konsentrasi Teknik Elektronika, maka perlu adanya perbaikan skripsi untuk mahasiswa :

Nama : Chendra  
Nim : 03.17.098  
Masa Bimbingan : 06 Juni 2009 s/d 06 Januari 2010  
Judul Skripsi : Perancangan dan Pembuatan Sistem Peringatan dini Terhadap Bahaya Kecepatan Angin dan Pendeteksi Arah Angin pada Jembatan Suramadu Berbasis Mikrokontroler AT98S52

No	Tanggal	Uraian	Paraf
1	17-06-2010	Perancanagn dan Analisis Perancangan	
2	17-06-2010	Pengujian diuji lagi	
3	17-06-2010	Kesimpulan Dari Hasil Pengjian	

Malang, Juni 2010  
Dosen Penguji I

(I Komang Somawirata, ST, MT)  
NIP. Y. 1030100361

# LISTING PROGRAM



## LISTING PROGRAM

```
org 00h
```

```
ljmp init
```

```
;
```

```
org 23h
```

```
clr ES
```

```
jnb RI,$
```

```
clr RI
```

```
mov A,SBUF
```

```
mov R7,A
```

```
setb ES
```

```
reti
```

```
;
```

```
Hibt Bit P2.2 ; ISD address High
```

```
ISTR Bit P2.3 ; ISD start
```

```
Lobt Bit P2.4 ; ISD address Low
```

```
ISPR Bit P2.5 ; ISD play/record
```

```
Rest Bit P2.6 ; RS LCD
```

```
Enbl Bit P2.7 ; EN LCD
```

```
Slct Bit P3.2 ; select RS485
```

```
Prtt Bit P3.3 ; portal tutup
```

```
Prbk Bit P3.4 ; portal buka
```

```
Ledm Bit P3.5 ; led merah
```

```
Ledk Bit P3.6 ; led kuning
```

```
Ledh Bit P3.7 ; led hijau
```

```
Stsn Bit 20h.0 ; status sensor
```

**Stbc** Bit 20h.1 ; status bicara  
**Dkp0** Equ 30h ; register data input keypad 0  
**Dkp1** Equ 31h ; register data input keypad 1  
**Dkp2** Equ 32h ; register data input keypad 2  
**Buf0** Equ 33h ; register data buffer 0  
**Buf1** Equ 34h ; register data buffer 1  
**Buf2** Equ 35h ; register data buffer 1  
**Dtlo** Equ 36h ; register data address lo  
**Dthi** Equ 37h ; register data address hi  
**Bicr** Equ 38h ; register lama bicara  
**Dta0** Equ 39h ; data adc 0  
**Dta1** Equ 3Ah ; data adc 1  
**Dta2** Equ 3Bh ; data adc 2  
**Dta3** Equ 3Ch ; data adc 3  
**Dts0** Equ 3Dh ; data suhu 0  
**Dts1** Equ 3Eh ; data suhu 1  
**Dts2** Equ 3Fh ; data suhu 2  
**Dts3** Equ 40h ; data suhu 3  
**Dhld** Equ 41h  
**Tmot** Equ 42h  
**Char** Equ 43h  
**Darh** Equ 44h  
**Darc** Equ 45h  
**Dkec** Equ 46h  
**Stpn** Equ 47h

Dly0 Equ 60h

Dly1 Equ 61h

Dly2 Equ 62h

Dly3 Equ 63h

;

init: acall lcd\_in

acall srl\_in

clr Ledh

clr Stsn

clr Stbc

mov Stpn,#5

;

mulai: mov DPTR,#nama

lcall line1

mov Char,#16

lcall tulis

mov DPTR,#nim

lcall line2

mov Char,#16

lcall tulis

lcall delay2

mov DPTR,#jurs

lcall line1

mov Char,#16

```
lcall tulis
mov DPTR,#univ
lcall line2
mov Char,#16
lcall tulis
lcall delay2
sjmp mulai
```

```
;
```

```
stgpnt: mov DPTR,#tpstpn
```

```
acall line1
mov Char,#16
acall tulis
mov DPTR,#tpkcpt
acall line2
mov Char,#16
acall tulis
acall tg_lps
mov DPTR,#angka
```

```
stpnt0: mov P0,#0CAh
```

```
acall w_ins
mov A,Stpn
acall nil
mov P0,#0D0h
acall w_ins
acall tg_lps
```

```
stpnt1: acall scnkpd
        cjne R0,#10,stpnt2
        sjmp stpnt1

stpnt2: cjne R0,#11,stpnt3
        mov SP,#07h
        ljmp mulai

stpnt3: cjne R0,#12,stpnt4
        sjmp stpnt1

stpnt4: cjne R0,#13,stpnt5
        sjmp isiisd

stpnt5: cjne R0,#14,stpnt6
        sjmp stpnt1

stpnt6: cjne R0,#15,stpnt7
        sjmp stpnt1

stpnt7: cjne R0,#16,stpnt8
        sjmp stpnt1

stpnt8: mov P0,#0CAh
        acall w_ins
        mov Buf0,R0
        mov A,R0
        acall wr_chr
        acall tg_lps
        acall tg_tkn
        mov Buf1,R0
        mov A,R0
```

```

acall wr_chr
acall tg_lps
mov A,Buf0          ;\
mov B,#10           ;|
mul AB              ;| pembulatan
mov B,Buf1          ;|
add A,B             ;/
mov Stpn,A          ; simpan
ljmp stpnt0

```

```
;
```

```

isisd: acall lcdclr
      mov R1,#1
isisd0: cjne R1,#1,isisd1
      mov DPTR,#tpdgsr
isisd1: cjne R1,#2,isisd2
      mov DPTR,#tprcsr
isisd2: acall line1
      mov Char,#16
      acall tulis
      acall tg_lps
isisd3: acall scnkpd
      cjne R0,#15,isisd5
      dec R1
      cjne R1,#0,isisd4
      mov R1,#1

```

isisd4: ljmp isisd0

isisd5: cjne R0,#16,isisd7

inc R1

cjne R1,#3,isisd6

mov R1,#2

isisd6: ljmp isisd0

isisd7: cjne R0,#11,isisd8

mov SP,#07h

ljmp mulai

isisd8: cjne R0,#12,isisd3

isisd9: cjne R1,#1,isisdA

ljmp plyisd

isisdA: cjne R1,#2,isisd9

ljmp recisd

;

plyisd: mov DPTR,#tpaddr

acall line2

mov Char,#11

acall tulis

mov DPTR,#angka

acall tg\_tkn

mov Dkp0,R0

mov A,R0

acall wr\_chr

acall tg\_lps

```
acall tg_tkn
mov Dkp1,R0
mov A,R0
acall wr_chr
acall tg_lps
acall tg_tkn
mov Dkp2,R0
mov A,R0
acall wr_chr
acall tg_lps
```

```
plisd0: mov DPTR,#tpdgsr
```

```
acall line1
mov Char,#16
acall tulis
mov DPTR,#tpaddr
acall line2
mov Char,#11
acall tulis
mov DPTR,#angka
mov A,Dkp0
acall wr_chr
mov A,Dkp1
acall wr_chr
mov A,Dkp2
acall wr_chr
```



mov A,#10

acall wr\_chr

mov A,#10

acall wr\_chr

plisd1: acall scnkpd

cjne R0,#11,plisd2

mov SP,#07h ; reset RAM

ljmp mulai

plisd2: cjne R0,#12,plisd1

acall lcdclr

mov DPTR,#tpplyg

acall line1

mov Char,#16

acall tulis

acall datadd ; switch data to address (dec to hex)

mov A,Dthi

plisd3: cjne A,#0,plisd4

clr Lobt

clr Hibt

plisd4: cjne A,#1,plisd5

setb Lobt

clr Hibt

plisd5: cjne A,#2,plisd6

clr Lobt

setb Hibt

plisd6: mov P0,Dtlo

acall delay0

acall delay0

clr IStr

acall tg\_lps

setb IStr

acall tg\_lps

ljmp plisd0

;

recisd: mov DPTR,#tprcsr

acall line1

mov Char,#16

acall tulis

mov DPTR,#tpaddr

acall line2

mov Char,#11

acall tulis

mov DPTR,#angka

acall tg\_tkn

mov Dkp0,R0

mov A,R0

acall wr\_chr

acall tg\_lps

acall tg\_tkn

mov Dkp1,R0

```
mov  A,R0
acall wr_chr
acall tg_lps
acall tg_tkn
mov  Dkp2,R0
mov  A,R0
acall wr_chr
acall tg_lps
```

```
rcisd0: mov  DPTR,#tpcsr
```

```
acall line1
mov  Char,#16
acall tulis
mov  DPTR,#tpaddr
acall line2
mov  Char,#11
acall tulis
mov  DPTR,#angka
mov  A,Dkp0
acall wr_chr
mov  A,Dkp1
acall wr_chr
mov  A,Dkp2
acall wr_chr
mov  A,#10
acall wr_chr
```

```
mov A,#10
```

```
acall wr_chr
```

```
;
```

```
rcisd1: acall scnkpd
```

```
cjne R0,#11,rcisd2
```

```
mov SP,#07h ; reset RAM
```

```
ljmp mulai
```

```
rcisd2: cjne R0,#12,rcisd1
```

```
acall lcdclr
```

```
mov DPTR,#tprcdg
```

```
acall line1
```

```
mov Char,#16
```

```
acall tulis
```

```
acall datadd ; switch data to address (dec to hex)
```

```
mov A,Dthi
```

```
rcisd3: cjne A,#0,rcisd4
```

```
clr L0bt
```

```
clr Hibt
```

```
rcisd4: cjne A,#1,rcisd5
```

```
setb L0bt
```

```
clr Hibt
```

```
rcisd5: cjne A,#2,rcisd6
```

```
clr L0bt
```

```
setb Hibt
```

```
rcisd6: mov P0,Dtlo
```

acall delay0

acall delay0

clr ISPR

clr IStr

acall tg\_lps

setb IStr

setb ISPR

acall tg\_lps

ljmp rcisd0

;

datadd: mov Buf0,Dkp0 ; simpan data input keypad 0 -> Buf0

mov A,Dkp1 ;\

mov B,#10 ; | data input keypad 1 dikali 10

mul AB ; | ditambah dengan

mov B,Dkp2 ; | data input keypad 2

add A,B ; | hasil simpan -> Buf1

mov Buf1,A ;/

mov Dtlo,#0 ; reset counter lo addr

mov Dthi,#0 ; reset counter hi addr

mov A,Buf0 ;\

cjne A,#0,datad1 ; | cek Buf0 = 0 ?

ljmp datad3 ; | tidak -> panggil subroutine cntadr

datad1: mov R7,#100 ; | sebanyak 100 kali

datad2: acall cntadr ; | ulang sebanyak Buf0

djnz R7,datad2 ;/

```

    djnz  Buf0,datad1
datad3: mov  A,Buf1          ;\
    cjne  A,#0,datad4      ; | cek Buf1 = 0 ?
    ljmp  datad5           ; | tidak -> panggil subroutine cntadr
datad4: acall cntadr       ; | sebanyak Buf1
    djnz  Buf1,datad4      ; | return
datad5: ret                ;/
;
cntadr: inc  Dtlo          ;\
    mov   A,Dtlo          ; | tambah Dtlo
    cjne  A,#0,cntadd     ; | cek Dtlo = 0 ?
    inc   Dthi            ; | tambah Dthi
cntadd: ret                ;/
;
kalbrs: lcall lcdclr
    mov  DPTR,#tpkcpt
    lcall line2
    mov  Char,#16
    lcall tulis
klbrs0: lcall bc_arh
    lcall line1
    mov  Char,#16
    lcall tulis
    mov  DPTR,#angka
    mov  P0,#0CAh

```

lcall w\_ins

lcall bc\_kec

mov A,Dkec

lcall nilai

mov P0,#0D0h

lcall w\_ins

;

lcall proses ; analisa bahaya

lcall bicara ; analisa bicara

;

mov Dly3,#1

lcall delay3

lcall scnkpd

cjne R0,#11,klbrs0

mov SP,#07h

ljmp mulai

;

proses: mov A,Darh

cjne A,#02,prses0

ljmp prses1

prses0: cjne A,#06,prses2

prses1: mov A,Dkec

mov B,Stpn

div AB

jz prses2

**jb Stsn,prses3**

**setb Stsn**

**clr Ledm**

**setb Ledh**

**lcall prtttp**

**ljmp prses3**

**prses2: jnb Stsn,prses3**

**clr Stsn**

**setb Ledm**

**clr Ledh**

**lcall prtaka**

**prses3: ret**

**;**

**bicara: jnb Stsn,bicr00**

**lcall bcrbhy**

**setb Stbc**

**ljmp bicr01**

**bicr00: jnb Stbc,bicr01**

**clr Stbc**

**lcall bcramn**

**lcall bcramn**

**lcall bcramn**

**bicr01: ret**

**;**

**bcrbhy: clr Hibt**

**; address 00**



```
clr  Lbtl  
mov  P0,#00  
clr  ISTR  
mov  Dly3,#60  
lcall delay3  
setb ISTR  
mov  Dly3,#1  
lcall delay3  
ret
```

;

```
bcramn: clr  Hibtl ; address 100
```

```
clr  Lbtl  
mov  P0,#100  
clr  ISTR  
mov  Dly3,#60  
lcall delay3  
setb ISTR  
mov  Dly3,#1  
lcall delay3  
ret
```

;

```
bc_arh: mov  A,#100
```

```
lcall kr_srl  
lcall tg_cmd  
mov  B,#4
```

div AB

mov Darh,A

bcarh0: cjne A,#00,bcarh1

mov DPTR,#tparh0

bcarh1: cjne A,#01,bcarh2

mov DPTR,#tparh1

bcarh2: cjne A,#02,bcarh3

mov DPTR,#tparh2

bcarh3: cjne A,#03,bcarh4

mov DPTR,#tparh3

bcarh4: cjne A,#04,bcarh5

mov DPTR,#tparh4

bcarh5: cjne A,#05,bcarh6

mov DPTR,#tparh5

bcarh6: cjne A,#06,bcarh7

mov DPTR,#tparh6

bcarh7: cjne A,#07,bcarh8

mov DPTR,#tparh7

bcarh8: ret

;

bc\_kec: mov A,#101

lcall kr\_srl

lcall tg\_cmd

mov Dkec,A

ret

```

;
srl_in: acall delay1

    mov  TMOD,#20h

    mov  TH1,#0F3h

    mov  SCON,#50h

    setb TR1

    setb ES

    setb EA

    clr  Slct

    ret

;

kr_srl: setb Slct

    lcall delay0

    clr  ES

    mov  SBUF,A

    jnb  TI,$

    clr  TI

    setb ES

    clr  Slct

    ret

;

tg_cmd: lcall rstcmd

tgcmd0:    cjne R7,#0FFh,tgcmd1

    ljmp tgcmd0

tgcmd1: ret

```

```
;
rstcmd: mov R7,#0FFh
```

```
ret
```

```
;
nilai: mov B,#100
```

```
div AB
```

```
acall wr_chr
```

```
mov A,B
```

```
nil: mov B,#10
```

```
div AB
```

```
acall wr_chr
```

```
mov A,B
```

```
acall wr_chr
```

```
ret
```

```
;
prtbka: clr Prbk ; portal buka
```

```
setb Prtt
```

```
mov Dly3,#5
```

```
lcall delay3
```

```
setb Prbk
```

```
setb Prtt
```

```
ret
```

```
;
prtttp: setb Prbk ; portal tutup
```

```
clr Prtt
```

```
mov Dly3,#6
```

```
lcall delay3
```

```
setb Prbk
```

```
setb Prtt
```

```
ret
```

```
;
```

```
line1: mov P0,#080h
```

```
acall w_ins
```

```
ret
```

```
;
```

```
line2: mov P0,#0C0h
```

```
acall w_ins
```

```
ret
```

```
;
```

```
tulis: clr A
```

```
acall wr_chr
```

```
inc DPTR
```

```
djnz Char,tulis
```

```
ret
```

```
;
```

```
wr_chr: movc A,@A+DPTR
```

```
mov P0,A
```

```
acall w_chr
```

```
ret
```

```
;
```

w\_ins: clr Enbl

clr Rest

setb Enbl

clr Enbl

acall delay0

ret

;

w\_chr: clr Enbl

setb Rest

setb Enbl

clr Enbl

acall delay0

ret

;

lcd\_in: acall delay1

mov P0,#01h ; Display Clear

acall w\_ins

mov P0,#38h ; Function Set

acall w\_ins

mov P0,#0Dh ; Display On, Cursor, Blink

acall w\_ins

mov P0,#06h ; Entry Mode

acall w\_ins

mov P0,#02h ; Cursor Home

acall w\_ins

ret

;

lcdclr: mov P0,#01h ; Display Clear

acall w\_ins

acall delay0

acall delay0

ret

;

scnkpd: mov R0,#10

acall delay0

col1: mov P1,#11111110b

mov A,P1

c1b1: cjne A,#11101110b,c1b2

mov R0,#1

c1b2: cjne A,#11011110b,c1b3

mov R0,#2

c1b3: cjne A,#10111110b,c1b4

mov R0,#3

c1b4: cjne A,#01111110b,col2

mov R0,#13

;

col2: mov P1,#11111101b

mov A,P1

c2b1: cjne A,#11101101b,c2b2

mov R0,#4

c2b2: cjne A,#11011101b,c2b3

mov R0,#5

c2b3: cjne A,#10111101b,c2b4

mov R0,#6

c2b4: cjne A,#01111101b,col3

mov R0,#14

;

col3: mov P1,#11111011b

mov A,P1

c3b1: cjne A,#11101011b,c3b2

mov R0,#7

c3b2: cjne A,#11011011b,c3b3

mov R0,#8

c3b3: cjne A,#10111011b,c3b4

mov R0,#9

c3b4: cjne A,#01111011b,col4

mov R0,#15

;

col4: mov P1,#11110111b

mov A,P1

c4b1: cjne A,#11100111b,c4b2

mov R0,#11

c4b2: cjne A,#11010111b,c4b3

mov R0,#0

c4b3: cjne A,#10110111b,c4b4



```
    mov  R0,#12
c4b4: cjne A,#01110111b,back
    mov  R0,#16
back: ret
;
tg_tkn: acall scnkpd
tg_tk0: cjne R0,#16,tg_tk1
    ljmp tg_tkn
tg_tk1: cjne R0,#15,tg_tk2
    ljmp tg_tkn
tg_tk2: cjne R0,#14,tg_tk3
    ljmp tg_tkn
tg_tk3: cjne R0,#13,tg_tk4
    ljmp tg_tkn
tg_tk4: cjne R0,#12,tg_tk5
    ljmp tg_tkn
tg_tk5: cjne R0,#11,tg_tk6
    ljmp tg_tkn
tg_tk6: cjne R0,#10,tg_tk7
    ljmp tg_tkn
tg_tk7: ret
;
tg_lps: acall scnkpd
    cjne R0,#10,tg_lps
    ret
```

```
;
delay0: djnz Dly0,delay0
        ret
;
delay1: acall scnkpd
        djnz Dly1,delay1
        ret
;
delay2: mov Dly2,#15
dely20: acall delay1
        cjne R0,#13,dely21
        ljmp stgpnt
dely21: cjne R0,#14,dely22
        ljmp kalbrs
dely22: djnz Dly2,dely20
        ret
;
delay3: acall delay0
        djnz Dly1,delay3
        djnz Dly3,delay3
        ret
;
nama: DB ' Chendra '
nim: DB ' NIM: 03.17.098 '
jurs: DB ' Teknik Elektro '
```

univ: DB ' ITN Malang '

tpstpn: DB ' Seting Point '

tpkcpt: DB 'Kecepatan Kmh'

tpdgsr: DB ' Dengar Suara ? '

tprcsr: DB ' Rekam Suara ? '

tpplyg: DB ' Playing.... '

tprcdg: DB ' Recording.... '

tpaddr: DB ' Address: '

tparh0: DB ' Arah : Utara '

tparh1: DB 'Arah: Barat Laut'

tparh2: DB ' Arah : Barat '

tparh3: DB 'Arah: Barat Daya'

tparh4: DB ' Arah : Selatan '

tparh5: DB ' Arah : Tenggara'

tparh6: DB ' Arah : Timur '

tparh7: DB 'Arah: Timur Laut'

angka: DB '0123456789 '

;

end

# DATA SHEET

## Features

Compatible with MCS-51™ Products  
16K Bytes of In-System Reprogrammable Downloadable Flash Memory  
– SPI Serial Interface for Program Downloading  
– Endurance: 1,000 Write/Erase Cycles  
1K Bytes EEPROM  
– Endurance: 100,000 Write/Erase Cycles  
3.0V to 6V Operating Range  
Fully Static Operation: 0 Hz to 24 MHz  
Three-level Program Memory Lock  
64 x 8-bit Internal RAM  
Programmable I/O Lines  
Three 16-bit Timer/Counters  
Six Interrupt Sources  
Programmable UART Serial Channel  
I<sup>2</sup>C Serial Interface  
Low-power Idle and Power-down Modes  
Interrupt Recovery From Power-down  
Programmable Watchdog Timer  
Dual Data Pointer  
Power-off Flag

## Description

AT89S8252 is a low-power, high-performance CMOS 8-bit microcomputer with 16K bytes of downloadable Flash programmable and erasable read only memory and 1K bytes of EEPROM. The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 instruction set and pinout. The on-chip downloadable Flash allows the program memory to be reprogrammed in-system through an SPI serial interface or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with downloadable Flash on a monolithic chip, the Atmel AT89S8252 is a powerful microcomputer which provides a highly-flexible and cost-effective solution to many embedded control applications.

AT89S8252 provides the following standard features: 8K bytes of downloadable Flash, 2K bytes of EEPROM, 256 bytes of RAM, 32 I/O lines, programmable watch-dog timer, two data pointers, three 16-bit timer/counters, a six-vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89S8252 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode puts the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but disables the oscillator, disabling all other chip functions until the next interrupt or hardware reset.

The downloadable Flash can be changed a single byte at a time and is accessible through the SPI serial interface. Holding RESET active forces the SPI bus into a serial programming interface and allows the program memory to be written to or read from as long as Lock Bit 2 has been activated.



8-bit  
Microcontroller  
with 8K Bytes  
Flash


AT89S8252






## Configurations


PDIP



PLCC



PQFP/TQFP



## Description

Supply voltage.

and.

0

Port 0 is an 8-bit open drain bi-directional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed low-voltage address/data bus during accesses to external


program and data memory. In this mode, P0 has internal pullups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. External pullups are required during program verification.

### Port 1

Port 1 is an 8-bit bi-directional I/O port with internal pullups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current ( $I_{IL}$ ) because of the internal pullups.

## Block Diagram





Port 1 pins provide additional functions. P1.0 and P1.1 can be configured to be the timer/counter 2 external clock input (P1.0/T2) and the timer/counter 2 trigger input (P1.1/T2EX), respectively.

## Description

Port 2 pins P1.4, P1.5, P1.6, and P1.7 can be configured as the SPI slave port select, data input/output and shift clock input/output pins as shown in the following table.

Port Pin	Alternate Functions
P1.4	T2 (external count input to Timer/Counter 2), clock-out
P1.5	T2EX (Timer/Counter 2 capture/reload trigger and direction control)
P1.6	$\overline{SS}$ (Slave port select input)
P1.7	MOSI (Master data output, slave data input pin for SPI channel)
P1.8	MISO (Master data input, slave data output pin for SPI channel)
P1.9	SCK (Master clock output, slave clock input pin for SPI channel)

Port 3 also receives the low-order address bytes during Flash programming and verification.

2

Port 2 is an 8-bit bi-directional I/O port with internal pullups. Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by internal pullups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current ( $I_{IL}$ ) because of the internal pullups.

Port 2 emits the high order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @ R). In this application, Port 2 uses strong internal pullups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 outputs the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

3

Port 3 is an 8 bit bi-directional I/O port with internal pullups. Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by internal pullups and can be used as inputs. As inputs,

Port 3 pins that are externally being pulled low will source current ( $I_{IL}$ ) because of the pullups.

Port 3 also serves the functions of various special features of the AT89S8252, as shown in the following table.

Port 3 also receives some control signals for Flash programming and verification.

Port Pin	Alternate Functions
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	$\overline{INT0}$ (external interrupt 0)
P3.3	$\overline{INT1}$ (external interrupt 1)
P3.4	T0 (timer 0 external input)
P3.5	T1 (timer 1 external input)
P3.6	$\overline{WR}$ (external data memory write strobe)
P3.7	$\overline{RD}$ (external data memory read strobe)

## RST

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device.

## ALE/PROG

Address Latch Enable is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (PROG) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 0EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

## PSEN

Program Store Enable is the read strobe to external program memory.

When the AT89S8252 is executing code from external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory.

## $\overline{EA}$

External Access Enable.  $\overline{EA}$  must be strapped to GND in order to enable the device to fetch code from external pro-



# AT89S8252

memory locations starting at 0000H up to FFFFH. However, that if lock bit 1 is programmed, EA will be permanently latched on reset.

should be strapped to V<sub>CC</sub> for internal program execution. This pin also receives the 12-volt programming enable voltage (V<sub>PP</sub>) during Flash programming when 12-volt programming is selected.

## XTAL1

Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

## XTAL2

Output from the inverting oscillator amplifier.

Figure 1. AT89S8252 SFR Map and Reset Values

0BH								0FFH	
00H	B 00000000							0F7H	
08H								0EFH	
04H	ACC 00000000							0E7H	
0CH								0DFH	
06H	PSW 00000000				SPCR 000001XX			0D7H	
02H	T2CON 00000000	T2MOD XXXXXX00	RCAP2L 00000000	RCAP2H 00000000	TH2 00000000	TL2 00000000		0C7H	
0E7H								0BFH	
0EH	IP XX000000							0B7H	
03H	P3 11111111							0A7H	
07H	IE 0X000000		SPSR 00XXXXXX					09FH	
05H	P2 11111111							08FH	
09H	SCON 00000000	SBUF XXXXXXXX						07FH	
01H	P1 11111111					WMCON 00000010		06FH	
05H	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TL2 00000000	TL3 00000000		05FH	
0FH	P0 11111111	SP 00000111	DP0L 00000000	DP0H 00000000	DP1L 00000000	DP1H 00000000	SPDR XXXXXXXX	PCON 0XXXX000	04FH





## Special Function Registers

top of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 1.

that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

software should not write 1s to these unlisted

locations, since they may be used in future products to invoke new features. In that case, the reset or inactive values of the new bits will always be 0.

**Timer 2 Registers** Control and status bits are contained in registers T2CON (shown in Table 2) and T2MOD (shown in Table 9) for Timer 2. The register pair (RCAP2H, RCAP2L) are the Capture/Reload registers for Timer 2 in 16 bit capture mode or 16-bit auto-reload mode.

Table 2. T2CON—Timer/Counter 2 Control Register

T2CON Address = 0C8H								Reset Value = 0000 0000B
Bit	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/ $\overline{T}2$	CP/ $\overline{RL}2$
	7	6	5	4	3	2	1	0
TF2	Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK = 1 or TCLK = 1.							
EXF2	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1).							
RCLK	Receive clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in serial port Modes 1 and 3. RCLK = 0 causes Timer 1 overflows to be used for the receive clock.							
TCLK	Transmit clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in serial port Modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.							
EXEN2	Timer 2 external enable. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.							
TR2	Start/Stop control for Timer 2. TR2 = 1 starts the timer.							
C/ $\overline{T}2$	Timer or counter select for Timer 2. C/ $\overline{T}2$ = 0 for timer function. C/ $\overline{T}2$ = 1 for external event counter (falling edge triggered).							
CP/ $\overline{RL}2$	Capture/Reload select. CP/ $\overline{RL}2$ = 1 causes captures to occur on negative transitions at T2EX if EXEN2 = 1. CP/ $\overline{RL}2$ = 0 causes automatic reloads to occur when Timer 2 overflows or negative transitions occur at T2EX when EXEN2 = 1. When either RCLK or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.							

**Watchdog and Memory Control Register** The WMCON register contains control bits for the Watchdog Timer (shown in Table 3). The EEMEN and EEMWE bits are used

to select the 2K bytes on-chip EEPROM, and to enable byte-write. The DPS bit selects one of two DPTR registers available.

**Table 3. WMCON—Watchdog and Memory Control Register**

WMCON Address = 96H				Reset Value = 0000 0010B			
PS2	PS1	PS0	EEMWE	EEMEN	DPS	WDTRST	WDTEN
7	6	5	4	3	2	1	0

Bit	Function
PS2, PS1, PS0	Prescaler Bits for the Watchdog Timer. When all three bits are set to "0", the watchdog timer has a nominal period of 10 ms. When all three bits are set to "1", the nominal period is 2040 ms.
EEMWE	EEPROM Data Memory Write Enable Bit. Set this bit to "1" before initiating byte write to on-chip EEPROM with the MOVX instruction. User software should set this bit to "0" after EEPROM write is completed.
EEMEN	Internal EEPROM Access Enable. When EEMEN = 1, the MOVX instruction with DPTR will access on-chip EEPROM instead of external data memory. When EEMEN = 0, MOVX with DPTR accesses external data memory.
DPS	Data Pointer Register Select. DPS = 0 selects the first bank of Data Pointer Register, DP0, and DPS = 1 selects the second bank, DP1
WDTRST / RDY/BSY	Watchdog Timer Reset and EEPROM Ready/Busy Flag. Each time this bit is set to "1" by user software, a pulse is generated to reset the watchdog timer. The WDTRST bit is then automatically reset to "0" in the next instruction cycle. The WDTRST bit is Write-Only. This bit also serves as the RDY/BSY flag in a Read-Only mode during EEPROM write. RDY/BSY = 1 means that the EEPROM is ready to be programmed. While programming operations are being executed, the RDY/BSY bit equals "0" and is automatically reset to "1" when programming is completed.
WDTEN	Watchdog Timer Enable Bit. WDTEN = 1 enables the watchdog timer and WDTEN = 0 disables the watchdog timer.

**Serial Peripheral Interface Registers** Control and status bits for the Serial Peripheral Interface are contained in registers SPCR (shown in Table 4) and SPSR (shown in Table 5). The SPI data bits are contained in the SPDR register. Writing the SPI data to the SPDR register during serial data transfer sets the Write Collision Flag (WCOL), in the SPSR register. The SPDR is double buffered for writing and the values in SPDR are not changed by reads.

**Interrupt Registers** The global interrupt enable bit and the individual interrupt enable bits are in the IE register. In addition, the individual interrupt enable bit for the SPI is in the IPCH register. Two priorities can be set for each of the interrupt sources in the IP register.

**Dual Data Pointer Registers** To facilitate accessing both internal EEPROM and external data memory, two banks of 16 bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR WMCON selects DP0 and DPS = 1 selects DP1. The user should always initialize the DPS bit to the appropriate value before accessing the respective Data Pointer Register.

**Power Off Flag** The Power Off Flag (POF) is located at bit\_4 (PCON.4) in the PCON SFR. POF is set to "1" during power up. It can be set and reset under software control and is not affected by RESET.



#### 4. SPCR—SPI Control Register

Register Address = D5H

Reset Value = 0000 01XXB

SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0
7	6	5	4	3	2	1	0

Bit	Function
7	SPI Interrupt Enable. This bit, in conjunction with the EG bit in the IE register, enables SPI interrupts. SPIE = 1 and EG = 1 enable SPI interrupts. SPIE = 0 disables SPI interrupts.
6	SPI Enable. SPI = 1 enables the SPI channel and connects $\overline{SS}$ , MOSI, MISO and SCK to pins P1.4, P1.5, P1.6, and P1.7. SPI = 0 disables the SPI channel.
5	Data Order. DORD = 1 selects LSB first data transmission. DORD = 0 selects MSB first data transmission.
4	Master/Slave Select. MSTR = 1 selects Master SPI mode. MSTR = 0 selects Slave SPI mode.
3	Clock Polarity. When CPOL = 1, SCK is high when idle. When CPOL = 0, SCK of the master device is low when not transmitting. Please refer to figure on SPI Clock Phase and Polarity Control.
2	Clock Phase. The CPHA bit together with the CPOL bit controls the clock and data relationship between master and slave. Please refer to figure on SPI Clock Phase and Polarity Control.
1:0	SPI Clock Rate Select. These two bits control the SCK rate of the device configured as master. SPR1 and SPR0 have no effect on the slave. The relationship between SCK and the oscillator frequency, $F_{OSC}$ , is as follows: SPR1SPR0 SCK = $F_{OSC}$ divided by 0 0 4 0 1 16 1 0 64 1 1 128

#### 5. SPDR – SPI Status Register

Register Address = AAH

Reset Value = 00XX XXXXB

SPIF	WCOL	–	–	–	–	–	–
7	6	5	4	3	2	1	0

Bit	Function
7	SPI Interrupt Flag. When a serial transfer is complete, the SPIF bit is set and an interrupt is generated if SPIE = 1 and EG = 1. The SPIF bit is cleared by reading the SPI status register with SPIF and WCOL bits set, and then accessing the SPI data register.
6	Write Collision Flag. The WCOL bit is set if the SPI data register is written during a data transfer. During data transfer, the result of reading the SPDR register may be incorrect, and writing to it has no effect. The WCOL bit (and the SPIF bit) are cleared by reading the SPI status register with SPIF and WCOL set, and then accessing the SPI data register.

#### 6. SPDR – SPI Data Register

Register Address = 86H

Reset Value = unchanged

SPD7	SPD6	SPD5	SPD4	SPD3	SPD2	SPD1	SPD0
7	6	5	4	3	2	1	0

## ata Memory – EEPROM and RAM

AT89S8252 implements 2K bytes of on-chip EEPROM data storage and 256 bytes of RAM. The upper 128 bytes of RAM occupy a parallel space to the Special Function Registers. That means the upper 128 bytes have the same addresses as the SFR space but are physically separated from SFR space.

When an instruction accesses an internal location above address 7FH, the address mode used in the instruction specifies whether the CPU accesses the upper 128 bytes of RAM or the SFR space. Instructions that use direct addressing access SFR space.

For example, the following direct addressing instruction accesses the SFR at location 0A0H (which is P2).

```
MOV 0A0H, #data
```

Instructions that use indirect addressing access the upper 128 bytes of RAM. For example, the following indirect addressing instruction, where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

```
MOV @R0, #data
```

Stack operations are examples of indirect addressing, so the upper 128 bytes of data RAM are available as stack space.

On-chip EEPROM data memory is selected by setting the EEMEN bit in the WMCON register at SFR address location 96H. The EEPROM address range is from 000H to 0FFH. The MOVX instructions are used to access the EEPROM. To access off-chip data memory with the MOVX instructions, the EEMEN bit needs to be set to "0".

The EEMWE bit in the WMCON register needs to be set to "1" before any byte location in the EEPROM can be written. After programming, software should reset EEMWE bit to "0" if no further EEPROM write is required. EEPROM write cycles in the AT89S8252 programming mode are self-timed and typically take 100µs. The progress of EEPROM write can be monitored by reading the RDY/BSY bit (read-only) in SFR WMCON. BSY = 0 means programming is still in progress and BSY = 1 means EEPROM write cycle is completed and another write cycle can be initiated.

In addition, during EEPROM programming, an attempted read from the EEPROM will fetch the byte being written and the MSB complemented. Once the write cycle is completed, true data are valid at all bit locations.

## Programmable Watchdog Timer

The programmable Watchdog Timer (WDT) operates from a user-programmable dependent oscillator. The prescaler bits, PS0, PS1, and PS2 in SFR WMCON are used to set the period of the Watchdog Timer from 16 ms to 2048 ms. The available timer periods are shown in the following table and the

actual timer periods (at  $V_{CC} = 5V$ ) are within  $\pm 30\%$  of the nominal.

The WDT is disabled by Power-on Reset and during Power-down. It is enabled by setting the WDTEN bit in SFR WMCON (address = 96H). The WDT is reset by setting the WDTRST bit in WMCON. When the WDT times out without being reset or disabled, an internal RST pulse is generated to reset the CPU.

Table 7. Watchdog Timer Period Selection

WDT Prescaler Bits			Period (nominal)
PS2	PS1	PS0	
0	0	0	16 ms
0	0	1	32 ms
0	1	0	64 ms
0	1	1	128 ms
1	0	0	256 ms
1	0	1	512 ms
1	1	0	1024 ms
i	i	i	2048 ms

## Timer 0 and 1

Timer 0 and Timer 1 in the AT89S8252 operate the same way as Timer 0 and Timer 1 in the AT89C51, AT89C52 and AT89C55. For further information, see the October 1995 Microcontroller Data Book, page 2-45, section titled, "Timer/Counters."

## Timer 2

Timer 2 is a 16 bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit C/T2 in the SFR T2CON (shown in Table 2). Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON, as shown in Table 8.

Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which

transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle.


Figure 8. Timer 2 Operating Modes

CLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	X	1	Baud Rate Generator
X	X	0	(Off)

### Capture Mode

In the capture mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 is a 16-bit timer or counter which upon overflow sets bit TF2 in T2CON. This bit can then be used to generate an interrupt. If EXEN2 = 1, Timer 2 performs the same operation, but a 1-to-0 transition at external input T2EX also causes the current value in TH2 and TL2 to be captured into RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. The EXF2 bit, like TF2, can generate an interrupt. The capture mode is illustrated in Figure 1.

Figure 1. Timer 2 in Capture Mode



## Auto-reload (Up or Down Counter)

Timer 2 can be programmed to count up or down when configured in its 16 bit auto-reload mode. This feature is controlled by the DCEN (Down Counter Enable) bit located in register T2MOD (see Table 9). Upon reset, the DCEN bit is set to 0 so that timer 2 will default to count up. When DCEN is set, Timer 2 can count up or down, depending on the value of the T2EX pin.

Figure 2 shows Timer 2 automatically counting up when DCEN = 0. In this mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 counts up to 0FFFFH and then sets the TF2 bit upon overflow. The overflow also causes the timer registers to be reloaded with the 16 bit value in RCAP2H and RCAP2L. The values in RCAP2H and RCAP2L are preset by software. If EXEN2 = 1, a 16 bit reload can be triggered either by an overflow or

by a 1-to-0 transition at external input T2EX. This transition also sets the EXF2 bit. Both the TF2 and EXF2 bits can generate an interrupt if enabled.

Setting the DCEN bit enables Timer 2 to count up or down, as shown in Figure 3. In this mode, the T2EX pin controls the direction of the count. A logic 1 at T2EX makes Timer 2 count up. The timer will overflow at 0FFFFH and set the TF2 bit. This overflow also causes the 16 bit value in RCAP2H and RCAP2L to be reloaded into the timer registers, TH2 and TL2, respectively.

A logic 0 at T2EX makes Timer 2 count down. The timer underflows when TH2 and TL2 equal the values stored in RCAP2H and RCAP2L. The underflow sets the TF2 bit and causes 0FFFFH to be reloaded into the timer registers.

The EXF2 bit toggles whenever Timer 2 overflows or underflows and can be used as a 17th bit of resolution. In this operating mode, EXF2 does not flag an interrupt.

Figure 2. Timer 2 in Auto Reload mode (DCEN = 0)




Table 9. T2MOD - Timer 2 Mode Control Register

I/O Address = 0C9H						Reset Value = XXXX XX00B	
Bit Addressable							
7	6	5	4	3	2	T2OE	DCEN
-	-	-	-	-	-	1	0
Symbol	Function						
	Not implemented, reserved for future use.						
T2OE	Timer 2 Output Enable bit.						
DCEN	When set, this bit allows Timer 2 to be configured as an up/down counter.						

Figure 3. Timer 2 Auto Reload Mode (DCEN = 1)





Figure 4. Timer 2 in Baud Rate Generator Mode





**Baud Rate Generator**

Timer 2 is selected as the baud rate generator by setting RCLK and/or TCLK in T2CON (Table 2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 4.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16 bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2 overflow rate according to the following equation.

$$\text{Modes 1 and 3 Baud Rates} = \frac{\text{Timer 2 Overflow Rate}}{16}$$

Timer 2 can be configured for either timer or counter operation. In most applications, it is configured for timer operation (CP/T2 = 0). The timer operation is different for Timer 2 when it is used as a baud rate generator. Normally, as a timer, it increments every machine cycle (at 1/12 the oscillator frequency). As a baud rate generator, however, it increments every state time (at 1/2 the oscillator frequency). The baud rate formula is given below.

$$\text{Modes 1 and 3 Baud Rate} = \frac{\text{Oscillator Frequency}}{32 \times [65536 - (RCAP2H, RCAP2L)]}$$

(RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16 bit unsigned integer.

Using Timer 2 as a baud rate generator is shown in Figure 4. This mode is valid only if RCLK or TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2 and will not generate an interrupt. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload of (RCAP2H, RCAP2L) to (TH2, TL2). Thus when Timer

2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt.

Note that when Timer 2 is running (TR2 = 1) as a timer in the baud rate generator mode, TH2 or TL2 should not be read from or written to. Under these conditions, the Timer 2 is incremented every state time, and the results of a read or write may not be accurate. The RCAP2 registers may be read but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

**Programmable Clock Out**

A 50% duty cycle clock can be programmed to come out on P1.0, as shown in Figure 5. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed to input the external clock for Timer/Counter 2 or to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz at a 16 MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (T2CON.1) must be cleared and bit T2OE (T2MOD.1) must be set. Bit TR2 (T2CON.2) starts and stops the timer.

The clock-out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L), as shown in the following equation.

$$\text{Clock Out Frequency} = \frac{\text{Oscillator Frequency}}{4 \times [65536 - (RCAP2H, RCAP2L)]}$$

In the clock-out mode, Timer 2 rollovers will not generate an interrupt. This behavior is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and clock-out frequencies cannot be determined independently from one another since they both use RCAP2H and RCAP2L.



Figure 5. Timer 2 in Clock-out Mode





Figure 6. SPI Block Diagram



RT

UART in the AT89S8252 operates the same way as UART in the AT89C51, AT89C52 and AT89C55. For more information, see the October 1995 Microcontroller Book, page 2-49, section titled, "Serial Interface."

## Serial Peripheral Interface

The serial peripheral interface (SPI) allows high-speed synchronous data transfer between the AT89S8252 and peripheral devices or between several AT89S8252 microcontrollers. The AT89S8252 SPI features include the following:

- Full-Duplex, 3-Wire Synchronous Data Transfer
- Master or Slave Operation
- 10 MHz Bit Frequency (max.)
- MSB First or LSB First Data Transfer
- Programmable Bit Rates
- Write Collision Flag Protection
- End of Transmission Interrupt Flag

- Write Collision Flag Protection
- Wakeup from Idle Mode (Slave Mode Only)

The interconnection between master and slave CPUs with SPI is shown in the following figure. The SCK pin is the clock output in the master mode but is the clock input in the slave mode. Writing to the SPI data register of the master CPU starts the SPI clock generator, and the data written shifts out of the MOSI pin and into the MISO pin of the slave CPU. After shifting one byte, the SPI clock generator stops, setting the end of transmission flag (SPIF). If both the SPI interrupt enable bit (SPIE) and the serial port interrupt enable bit (ES) are set, an interrupt is requested.

The Slave Select input,  $\overline{SS}/P1.4$ , is set low to select an individual SPI device as a slave. When  $\overline{SS}/P1.4$  is set high, the SPI port is deactivated and the MOSI/P1.5 pin can be used as an input.

There are four combinations of SCK phase and polarity with respect to serial data, which are determined by control bits CPHA and CPOL. The SPI data transfer formats are shown in Figure 8 and Figure 9.

Figure 7. SPI Master-slave Interconnection





Figure 8. SPI transfer Format with CPHA = 0




defined but normally MSB of character just received





Figure 9. SPI Transfer Format with CPHA = 1



defined but normally LSB of previously transmitted character

### Interrupts

AT89S8252 has a total of six interrupt vectors: two external interrupts ( $\overline{INT0}$  and  $\overline{INT1}$ ), three timer interrupts (0, 1, and 2), and the serial port interrupt. These interrupts are all shown in Figure 10.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

As Table 10 shows that bit position IE.6 is unimplemented. In the AT89C51, bit position IE.5 is also unimplemented. User software should not write 1s to these bit positions, since they may be used in future AT89 products.

Timer 2 interrupt is generated by the logical OR of bits TF2 and EXF2 in register T2CON. Neither of these flags is cleared by hardware when the service routine is vectored to the interrupt. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and that bit will have to be cleared in software.

Timer 0 and Timer 1 flags, TF0 and TF1, are set at the beginning of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle. However, Timer 2 flag, TF2, is set at S2P2 and is polled in the next cycle in which the timer overflows.

Table 10. Interrupt Enable (IE) Register

(MSB)(LSB)							
EA	—	ET2	ES	ET1	EX1	ET0	EX0
Enable Bit = 1 enables the interrupt.							
Enable Bit = 0 disables the interrupt.							

Symbol	Position	Function
EA	IE.7	Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
—	IE.6	Reserved.
ET2	IE.5	Timer 2 interrupt enable bit.
ES	IE.4	SPI and UART interrupt enable bit.
ET1	IE.3	Timer 1 interrupt enable bit.
EX1	IE.2	External interrupt 1 enable bit.
ET0	IE.1	Timer 0 interrupt enable bit.
EX0	IE.0	External interrupt 0 enable bit.

User software should never write 1s to unimplemented bits, because they may be used in future AT89 products.

Figure 10. Interrupt Sources






Figure 11. Oscillator Connections



Note: Note: C1, C2 = 30 pF ± 10 pF for Crystals  
= 40 pF ± 10 pF for Ceramic Resonators

Figure 12. External Clock Drive Configuration



## Oscillator Characteristics

XTAL1 and XTAL2 are the input and output, respectively, of an on-chip inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 11. Either a quartz crystal or ceramic resonator may be used. To drive the oscillator from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 12. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.



## Idle Mode

In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special function registers remain unchanged during this mode. The idle mode can be terminated by any enabled software interrupt or by a hardware reset.

When idle mode is terminated by a hardware reset, the device normally resumes program execution

from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.

## Status of External Pins During Idle and Power-down Modes

Mode	Program Memory	ALE	$\overline{\text{PSEN}}$	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

## Power-down Mode

In power-down mode, the oscillator is stopped and the instruction that invokes power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the power-down mode is terminated. Exit from power-down can be initiated either by software reset or by an enabled external interrupt. Reset initializes the SFRs but does not change the on-chip RAM. Reset should not be activated before  $V_{CC}$  is restored to normal operating level and must be held active long enough to allow the oscillator to restart and stabilize.

When exiting power-down via an interrupt, the external interrupt can be enabled as level sensitive before entering power-down. The interrupt service routine starts at 16 ms (nominal) after the enabled interrupt pin is activated.

## Program Memory Lock Bits

The AT89S8252 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.

When lock bit 1 is programmed, the logic level at the  $\overline{\text{EA}}$  pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of  $\overline{\text{EA}}$  must agree with the current logic level at that pin in order for the device to function properly.

Once programmed, the lock bits can only be unprogrammed with the Chip Erase operations in either the parallel or serial modes.

## Program Memory Lock Bit Protection Modes<sup>(1)(2)</sup>

Program Lock Bits			Protection Type
LB1	LB2	LB3	
U	U	U	No internal memory lock feature.
P	U	U	MOVX instructions executed from external program memory are disabled from fetching code bytes from internal memory. $\overline{\text{EA}}$ is sampled and latched on reset and further programming of the flash memory (parallel or serial mode) is disabled.
P	P	U	Same as Mode 2, but parallel or serial verify are also disabled.
P	P	P	Same as Mode 3, but external execution is also disabled.

1. U = Unprogrammed

2. P = Programmed

## Programming the Flash and EEPROM

The AT89S8252 Flash Microcontroller offers 8K bytes of system reprogrammable Flash Code memory and 2K bytes of EEPROM Data memory.

The AT89S8252 is normally shipped with the on-chip Flash Code and EEPROM Data memory arrays in the erased state (i.e. contents = FFH) and ready to be programmed. The device supports a High-voltage (12V) Parallel programming mode and a Low-voltage (5V) Serial programming mode. The serial programming mode provides a convenient way to download the AT89S8252 inside a user's system. The parallel programming mode is compatible with conventional third party Flash or EEPROM programmers.

Code and Data memory arrays are mapped via separate address spaces in the serial programming mode. In parallel programming mode, the two arrays occupy one contiguous address space: 0000H to 1FFFH for the Code array and 2000H to 27FFH for the Data array.

Code and Data memory arrays on the AT89S8252 are programmed byte-by-byte in either programming mode. An erase cycle is provided with the self-timed program-erase operation in the serial programming mode. There is no need to perform the Chip Erase operation to reprogram memory location in the serial programming mode as long as any of the lock bits have been programmed.

In parallel programming mode, there is no auto-erase cycle. To reprogram any non-blank byte, the user needs to perform the Chip Erase operation first to erase both arrays.

**Serial Programming Algorithm:** To program and verify the AT89S8252 in the parallel programming mode, the following sequence is recommended:

1. Power-up sequence:

1. Apply power between  $V_{CC}$  and GND pins.

2. Set RST pin to "H".

3. Apply a 3 MHz to 24 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.

4. Set  $\overline{PSEN}$  pin to "L".

5. Set  $\overline{ALE}$  pin to "H".

6. Set  $\overline{EA}$  pin to "H" and all other pins to "H".

7. Apply the appropriate combination of "H" or "L" logic levels to pins P2.6, P2.7, P3.6, P3.7 to select one of the programming operations shown in the Flash Programming Modes table.

8. Apply the desired byte address to pins P1.0 to P1.7 and P2.0 to P2.5.

9. Apply data to pins P0.0 to P0.7 for Write Code operation.

5. Raise  $\overline{EA}/V_{PP}$  to 12V to enable Flash programming, erase or verification.
6. Pulse  $\overline{ALE}/\overline{PROG}$  once to program a byte in the Code memory array, the Data memory array or the lock bits. The byte-write cycle is self-timed and typically takes 1.5 ms.
7. To verify the byte just programmed, bring pin P2.7 to "L" and read the programmed data at pins P0.0 to P0.7.
8. Repeat steps 3 through 7 changing the address and data for the entire 2K or 8K bytes array or until the end of the object file is reached.
9. Power-off sequence:
  - Set XTAL1 to "L".
  - Set RST and  $\overline{EA}$  pins to "L".
  - Turn  $V_{CC}$  power off.

In the parallel programming mode, there is no auto-erase cycle and to reprogram any non-blank byte, the user needs to use the Chip Erase operation first to erase both arrays.

**Data Polling:** The AT89S8252 features  $\overline{DATA}$  Polling to indicate the end of a write cycle. During a write cycle in the parallel or serial programming mode, an attempted read of the last byte written will result in the complement of the written datum on P0.7 (parallel mode), and on the  $\overline{MISO}$  of the serial output byte on MISO (serial mode). Once the write cycle has been completed, true data are valid on all outputs, and the next cycle may begin.  $\overline{DATA}$  Polling may begin any time after a write cycle has been initiated.

**Ready/Busy:** The progress of byte programming in the parallel programming mode can also be monitored by the RDY/BSY output signal. Pin P3.4 is pulled Low after  $\overline{ALE}$  goes High during programming to indicate  $\overline{BUSY}$ . P3.4 is pulled High again when programming is done to indicate  $\overline{READY}$ .

**Program Verify:** If lock bits LB1 and LB2 have not been programmed, the programmed Code or Data byte can be read back via the address and data lines for verification. The state of the lock bits can also be verified directly in the parallel programming mode. In the serial programming mode, the state of the lock bits can only be verified indirectly by observing that the lock bit features are enabled.

**Chip Erase:** Both Flash and EEPROM arrays are erased electrically at the same time. In the parallel programming mode, chip erase is initiated by using the proper combination of control signals and by holding  $\overline{ALE}/\overline{PROG}$  low for 10 ms. The Code and Data arrays are written with all "1"s in the Chip Erase operation.



In serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, the erase is self-timed and takes about 16 ms.

During chip erase, a serial read from any address location will return 00H at the data outputs.

**Serial Programming Fuse:** A programmable fuse is available to disable Serial Programming if the user needs maximum system security. The Serial Programming Fuse can only be programmed or erased in the Parallel Programming Mode.

*AT89S8252 is shipped with the Serial Programming Mode enabled.*

**Verifying the Signature Bytes:** The signature bytes are verified by the same procedure as a normal verification of memory locations 030H and 031H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows:  
030H) = 1EH indicates manufactured by Atmel  
031H) = 72H indicates 89S8252

## Serial Programming Interface

Each code byte in the Flash and EEPROM arrays can be programmed, and the entire array can be erased, by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.

Major programming vendors offer worldwide support for Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision.

## Serial Downloading

The Code and Data memory arrays can be programmed using the serial SPI bus while RST is pulled to ground. The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is set high, the Programming Enable instruction needs to be executed first before programming operations can be executed.

The auto-erase cycle is built into the self-timed programming operation (in the serial mode ONLY) and there is no need to execute the Chip Erase instruction unless any of the memory bits have been programmed. The Chip Erase operation erases the content of every memory location in both the Code and Data arrays into FFH.

The Code and Data memory arrays have separate address spaces:

0000H to 1FFFFH for Code memory and 0000H to 7FFFH for Data memory.

Either an external system clock is supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK) frequency should be less than 1/40 of the crystal frequency. With a 24 MHz oscillator clock, the maximum SCK frequency is 600 kHz.

## Serial Programming Algorithm

To program and verify the AT89S8252 in the serial programming mode, the following sequence is recommended:

1. Power-up sequence:
    - Apply power between VCC and GND pins.
    - Set RST pin to "H".
    - If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 24 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.
  2. Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 40.
  3. The Code or Data array is programmed one byte at a time by supplying the address and data together with the appropriate Write instruction. The selected memory location is first automatically erased before new data is written. The write cycle is self-timed and typically takes less than 2.5 ms at 5V.
  4. Any memory location can be verified by using the Read instruction which returns the content at the selected address at serial output MISO/P1.6.
  5. At the end of a programming session, RST can be set low to commence normal operation.
- Power-off sequence (if needed):
- Set XTAL1 to "L" (if a crystal is not used).
  - Set RST to "L".
  - Turn V<sub>CC</sub> power off.

## Serial Programming Instruction

The Instruction Set for Serial Programming follows a 3-byte protocol and is shown in the following table:



**Instruction Set**

Instruction	Input Format			Operation
	Byte 1	Byte 2	Byte 3	
Programming Enable	1010 1100	0101 0011	xxxx xxxx	Enable serial programming interface after RST goes high.
Chip Erase	1010 1100	xxxx x100	xxxx xxxx	Chip erase both 8K & 2K memory arrays.
Read Code Memory	aaaa a001	low addr	xxxx xxxx	Read data from Code memory array at the selected address. The 5 MSBs of the first byte are the high order address bits. The low order address bits are in the second byte. Data are available at pin MISO during the third byte.
Write Code Memory	aaaa a010	low addr	data in	Write data to Code memory location at selected address. The address bits are the 5 MSBs of the first byte together with the second byte.
Read Data Memory	00aa a101	low addr	xxxx xxxx	Read data from Data memory array at selected address. Data are available at pin MISO during the third byte.
Write Data Memory	00aa a110	low addr	data in	Write data to Data memory location at selected address.
Write Lock Bits	1010 1100	x x111	xxxx xxxx	Write lock bits. Set LB1, LB2 or LB3 = "0" to program lock bits

1. DATA polling is used to indicate the end of a write cycle which typically takes less than 2.5 ms at 5V.
2. "aaaaa" = high order address.
3. "x" = don't care.



## Flash and EEPROM Parallel Programming Modes

	DST	DEFN	AI F/DRG	EA/V <sub>PP</sub>	D0	D7	D6	D7	Data I/O D0-7-0	Address D0-6-0 D1-7-0
Parallel Prog. Modes	H	h <sup>(1)</sup>	h <sup>(1)</sup>	x						
Chip Erase	H	L		12V	H	L	L	L	X	X
16K (10K bytes) Memory	H	L		12V	L	H	H	H	DIN	ADDR
16K (10K bytes) Memory	H	L		12V	L	L	L	L	DOUT	ADDR
EEPROM Lock Bits:	H	L		12V	H	L	H	L	DIN	X
Bit - 1									P0.7 = 0	X
Bit - 2									P0.6 = 0	X
Bit - 3									P0.5 = 0	X
EEPROM Lock Bits:	H	L	H	12V	H	H	L	L	DOUT	X
Bit - 1									@P0.2	X
Bit - 2									@P0.1	X
Bit - 3									@P0.0	X
EEPROM Atmel Code	H	L	H	12V	L	L	L	L	DOUT	30H
EEPROM Device Code	H	L	H	12V	L	L	L	L	DOUT	31H
EEPROM Prog. Enable	H	L		12V	L	H	L	H	P0.0 = 0	X
EEPROM Prog. Disable	H	L		12V	L	H	L	H	P0.0 = 1	X
EEPROM Serial Prog. Fuse	H	L	H	12V	H	H	L	H	@P0.0	X

1. "h" = weakly pulled "high" internally.

2. Chip Erase and Serial Programming Fuse require a 10 ms PROG pulse. Chip Erase needs to be performed first before reprogramming any byte with a content other than FFH.

3. P0.4 is pulled Low during programming to indicate RDY/BSY.

4. "X" = don't care

Figure 13. Programming the Flash/EEPROM Memory




Figure 15. Flash/EEPROM Serial Downloading





Figure 14. Verifying the Flash/EEPROM Memory






## Flash Programming and Verification Characteristics – Parallel Mode


0°C to 70°C,  $V_{CC} = 5.0V \pm 10\%$

Symbol	Parameter	Min	Max	Units
	Programming Enable Voltage	11.5	12.5	V
	Programming Enable Current		10	mA
f <sub>CL</sub>	Oscillator Frequency	3	24	MHz
t <sub>CL</sub>	Address Setup to $\overline{PROG}$ Low	48t <sub>CLCL</sub>		
t <sub>CH</sub>	Address Hold after $\overline{PROG}$	48t <sub>CLCL</sub>		
t <sub>DL</sub>	Data Setup to $\overline{PROG}$ Low	48t <sub>CLCL</sub>		
t <sub>DH</sub>	Data Hold after $\overline{PROG}$	48t <sub>CLCL</sub>		
t <sub>1</sub>	P2.7 ( $\overline{ENABLE}$ ) High to $V_{PP}$	48t <sub>CLCL</sub>		
t <sub>2</sub>	$V_{PP}$ Setup to $\overline{PROG}$ Low	10		μs
t <sub>3</sub>	$\overline{PROG}$ Width	1	110	μs
t <sub>4</sub>	Address to Data Valid		48t <sub>CLCL</sub>	
t <sub>5</sub>	$\overline{ENABLE}$ Low to Data Valid		48t <sub>CLCL</sub>	
t <sub>6</sub>	Data Float after $\overline{ENABLE}$	0	48t <sub>CLCL</sub>	
t <sub>7</sub>	$\overline{PROG}$ High to $\overline{RDYSV}$ Low		10	μs
t <sub>8</sub>	Byte Write Cycle Time		2.0	ms

Flash/EEPROM Programming and Verification Waveforms – Parallel Mode



Serial Downloading waveforms





## Absolute Maximum Ratings\*

Operating Temperature .....	-55°C to +125°C
Storage Temperature .....	-65°C to +150°C
Voltage on Any Pin Respect to Ground .....	-1.0V to +7.0V
Maximum Operating Voltage .....	6.6V
Output Current.....	15.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Characteristics

Values shown in this table are valid for  $T_A = -40^\circ\text{C}$  to  $85^\circ\text{C}$  and  $V_{CC} = 5.0\text{V} \pm 20\%$ , unless otherwise noted.

Symbol	Parameter	Condition	Min	Max	Units
	Input Low-voltage	(Except $\overline{EA}$ )	-0.5	$0.2 V_{CC} - 0.1$	V
	Input Low-voltage ( $\overline{EA}$ )		-0.5	$0.2 V_{CC} - 0.3$	V
	Input High-voltage	(Except XTAL1, RST)	$0.2 V_{CC} + 0.9$	$V_{CC} + 0.5$	V
	Input High-voltage	(XTAL1, HS1)	$0.7 V_{CC}$	$V_{CC} + 0.5$	V
	Output Low-voltage <sup>(1)</sup> (Ports 1,2,3)	$I_{OL} = 1.6 \text{ mA}$		0.5	V
	Output Low-voltage <sup>(1)</sup> (Port 0, ALE, $\overline{PSEN}$ )	$I_{OL} = 3.2 \text{ mA}$		0.5	V
	Output High-voltage (Ports 1,2,3, ALE, $\overline{PSEN}$ )	$I_{OH} = -60 \mu\text{A}$ , $V_{CC} = 5\text{V} \pm 10\%$	2.4		V
		$I_{OH} = -25 \mu\text{A}$	$0.75 V_{CC}$		V
		$I_{OH} = -10 \mu\text{A}$	$0.9 V_{CC}$		V
	Output High-voltage (Port 0 in External Bus Mode)	$I_{OH} = -800 \mu\text{A}$ , $V_{CC} = 5\text{V} \pm 10\%$	2.4		V
		$I_{OH} = -300 \mu\text{A}$	$0.75 V_{CC}$		V
		$I_{OH} = -80 \mu\text{A}$	$0.9 V_{CC}$		V
	Logical 0 Input Current (Ports 1,2,3)	$V_{IN} = 0.45\text{V}$		-50	$\mu\text{A}$
	Logical 1 to 0 Transition Current (Ports 1,2,3)	$V_{IN} = 2\text{V}$ , $V_{OL} = 5\text{V} \pm 10\%$		650	$\mu\text{A}$
	Input Leakage Current (Port 0, $\overline{EA}$ )	$0.45 < V_{IN} < V_{CC}$		$\pm 10$	$\mu\text{A}$
	Reset Pull-down Resistor		50	500	$\text{k}\Omega$
	Pin Capacitance	Test Freq. = 1 MHz, $T_A = 25^\circ\text{C}$		10	pF
	Power Supply Current	Active Mode, 12 MHz		25	mA
		Idle Mode, 12 MHz		6.5	mA
	Power-down Mode <sup>(2)</sup>	$V_{CC} = 6\text{V}$		100	$\mu\text{A}$
		$V_{CC} = 3\text{V}$		40	$\mu\text{A}$

- Under steady state (non-transient) conditions,  $I_{OL}$  must be externally limited as follows:  
Maximum  $I_{OL}$  per port pin: 10 mA  
Maximum  $I_{OL}$  per 8-bit port:  
Port 0: 26 mA  
Ports 1, 2, 3: 15 mA

Maximum total  $I_{OL}$  for all output pins: 71 mA  
If  $I_{OL}$  exceeds the test condition,  $V_{OL}$  may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

- Minimum  $V_{CC}$  for Power-down is 2V

**AT89S8252**

**Characteristics**


Under operating conditions, load capacitance for Port 0, ALE/ $\overline{\text{PROG}}$ , and  $\overline{\text{PSEN}}$  = 100 pF; load capacitance for all other ports = 50 pF.

**Internal Program and Data Memory Characteristics**


Symbol	Parameter	Variable Oscillator		Units
		Min	Max	
$f_{osc}$	Oscillator Frequency	0	24	MHz
$t_{ALE}$	ALE Pulse Width	$2t_{CLCL} - 40$		ns
$t_{AV}$	Address Valid to ALE Low	$t_{CLCL} - 13$		ns
$t_{AH}$	Address Hold after ALE Low	$t_{CLCL} - 20$		ns
$t_{A2I}$	ALE Low to Valid Instruction In		$4t_{CLCL} - 65$	ns
$t_{A2P}$	ALE Low to $\overline{\text{PSEN}}$ Low	$t_{CLCL} - 13$		ns
$t_{P}$	$\overline{\text{PSEN}}$ Pulse Width	$3t_{CLCL} - 20$		ns
$t_{P2I}$	$\overline{\text{PSEN}}$ Low to Valid Instruction In		$3t_{CLCL} - 45$	ns
$t_{PI}$	Input Instruction Hold after $\overline{\text{PSEN}}$	0		ns
$t_{PIF}$	Input Instruction Float after $\overline{\text{PSEN}}$		$t_{CLCL} - 10$	ns
$t_{P2A}$	$\overline{\text{PSEN}}$ to Address Valid	$t_{CLCL} - 5$		ns
$t_{A2I}$	Address to Valid Instruction In		$5t_{CLCL} - 55$	ns
$t_{P2A}$	$\overline{\text{PSEN}}$ Low to Address Float		10	ns
$t_{RD}$	$\overline{\text{RD}}$ Pulse Width	$6t_{CLCL} - 100$		ns
$t_{WR}$	$\overline{\text{WR}}$ Pulse Width	$6t_{CLCL} - 100$		ns
$t_{RD}$	$\overline{\text{RD}}$ Low to Valid Data In		$5t_{CLCL} - 90$	ns
$t_{DH}$	Data Hold after $\overline{\text{RD}}$	0		ns
$t_{DF}$	Data Float after $\overline{\text{RD}}$		$2t_{CLCL} - 28$	ns
$t_{A2D}$	ALE Low to Valid Data In		$8t_{CLCL} - 150$	ns
$t_{A2D}$	Address to Valid Data In		$9t_{CLCL} - 165$	ns
$t_{A2R}$	ALE Low to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	$3t_{CLCL} - 50$	$3t_{CLCL} + 50$	ns
$t_{A2R}$	Address to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	$4t_{CLCL} - 75$		ns
$t_{D2W}$	Data Valid to $\overline{\text{WR}}$ Transition	$t_{CLCL} - 20$		ns
$t_{D2W}$	Data Valid to $\overline{\text{WR}}$ High	$7t_{CLCL} - 120$		ns
$t_{DH}$	Data Hold after $\overline{\text{WR}}$	$t_{CLCL} - 20$		ns
$t_{RD}$	$\overline{\text{RD}}$ Low to Address Float		0	ns
$t_{R2A}$	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE High	$t_{CLCL} - 20$	$t_{CLCL} + 25$	ns



### Internal Program Memory Read Cycle




### Internal Data Memory Read Cycle






Internal Data Memory Write Cycle



Internal Clock Drive waveforms



Internal Clock Drive

Parameter	$V_{CC} = 4.0V \text{ to } 6.0V$		Units
	Min	Max	
Oscillator Frequency	0	24	MHz
Clock Period	41.6		ns
High Time	15		ns
Low Time	15		ns
Rise Time		20	ns
Fall Time		20	ns






## Serial Port Timing: Shift Register Mode Test Conditions


Values in this table are valid for  $V_{CC} = 4.0V$  to  $6V$  and Load Capacitance =  $80\text{ pF}$ .

Symbol	Parameter	Variable Oscillator		Units
		Min	Max	
	Serial Port Clock Cycle Time	$12t_{CLCL}$		$\mu\text{s}$
	Output Data Setup to Clock Rising Edge	$10t_{CLCL} - 133$		ns
	Output Data Hold after Clock Rising Edge	$2t_{CLCL} - 117$		ns
	Input Data Hold after Clock Rising Edge	0		ns
	Clock Rising Edge to Input Data Valid		$10t_{CLCL} - 133$	ns


## Shift Register Mode Timing Waveforms



## Testing Input/Output Waveforms<sup>(1)</sup>






## Float Waveforms<sup>(1)</sup>



1. AC Inputs during testing are driven at  $V_{CC} - 0.5V$  for a logic 1 and  $0.45V$  for a logic 0. Timing measurements are made at  $V_{IH}$  min. for a logic 1 and  $V_{IL}$  max. for a logic 0.

Notes: 1. For timing purposes, a port pin is no longer floating when a  $100\text{ mV}$  change from load voltage occurs. A port pin begins to float when a  $100\text{ mV}$  change from the loaded  $V_{OL}/V_{OH}$  level occurs.



- Notes: 1. XTAL1 tied to GND for I<sub>cc</sub> (power-down)  
2. Lock bits programmed





## Ordering Information

Lead (MHz)	Power Supply	Ordering Code	Package	Operation Range
24	4.0V to 6.0V	AT89S8252-24AC	44A	Commercial (0°C to 70°C)
		AT89S8252-24JC	44J	
		AT89S8252-24PC	40P6	
		AT89S8252-24QC	44Q	
	4.0V to 6.0V	AT89S8252-24AI	44A	Industrial (-40°C to 65°C)
		AT89S8252-24JI	44J	
		AT89S8252-24PI	40P6	
		AT89S8252-24QI	44Q	
33	4.5V to 5.5V	AT89S8252-33AC	44A	Commercial (0°C to 70°C)
		AT89S8252-33JC	44J	
		AT89S8252-33PC	40P6	
		AT89S8252-33QC	44Q	

= Preliminary Information


### Package Type

44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44-lead, Plastic J-leaded Chip Carrier (PLCC)
40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
44-lead, Plastic Gull Wing Quad Flatpack (PQFP)


# AT89S8252

**Packaging Information**

**4A, 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flatpack (TOFP)**  
 Dimensions in Millimeters and (Inches)\*  
 JEDEC STANDARD MS-026 ACB




**44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)**  
 Dimensions in Inches and (Millimeters)  
 JEDEC STANDARD MS-018 AC




Controlling dimension: millimeters

**DP6, 40-lead, 0.600" Wide, Plastic Dual In Line Package (PDIP)**  
 Dimensions in Inches and (Millimeters)



**44Q, 44-lead, Plastic Quad Flat Package (PQFP)**  
 Dimensions in Millimeters and (Inches)\*  
 JEDEC STANDARD MS-022 AB



Controlling dimension: millimeters





## Atmel Headquarters

**Corporate Headquarters**  
2125 Orchard Parkway  
San Jose, CA 95131  
TEL (408) 441-0311  
FAX (408) 487-2600

**Atmel Europe**  
Atmel U.K., Ltd.  
The Millennium Business Centre  
The Riverside Way  
Farnborough, Surrey GU15 3YL  
England  
TEL (44) 1276-686-677  
FAX (44) 1276-686-697

**Atmel Asia, Ltd.**  
Room 1219  
The Metropole Golden Plaza  
100 Mody Road Tsimshatsui  
Kowloon  
Hong Kong  
TEL (852) 2721-9778  
FAX (852) 2722-1369

**Atmel Japan K.K.**  
1-1-1, Tonetsu Shinkawa Bldg.  
24-9 Shinkawa  
Chuo-ku, Tokyo 104-0033  
Japan  
TEL (81) 3-3523-3551  
FAX (81) 3-3523-7581

## Atmel Operations

**Atmel Colorado Springs**  
1150 E. Cheyenne Mtn. Blvd.  
Colorado Springs, CO 80906  
TEL (719) 576-9300  
FAX (719) 540-1759

**Atmel Rousset**  
Zone Industrielle  
13106 Rousset Cedex  
France  
TEL (33) 4-4253-6000  
FAX (33) 4 4253 6001

---

### ***Fax-on-Demand***

North America:  
1-(800) 292-8635  
International:  
1-(408) 441-0732

***e-mail***  
literature@atmel.com

***Web Site***  
<http://www.atmel.com>

***BBS***  
1-(408) 436-4309

Atmel Corporation 2000.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel, Atmel logo, and/or are registered trademarks and trademarks of Atmel Corporation.

Other names and product names in this document may be trademarks of others.




Printed on recycled paper.

0401E-02/00/xM



# **ISD2560/75/90/120**

**SINGLE-CHIP, MULTIPLE-MESSAGES,  
VOICE RECORD/PLAYBACK DEVICE  
60-, 75-, 90-, AND 120-SECOND DURATION**



THE  
FACED  
THE



## 1. GENERAL DESCRIPTION


Winbond's ISD2500 ChipCorder® Series provide high-quality, single-chip, Record/Playback solutions for 60- to 120-second messaging applications. The CMOS devices include an on-chip oscillator, microphone preamplifier, automatic gain control, antialiasing filter, smoothing filter, speaker amplifier, and high density multi-level storage array. In addition, the ISD2500 is microcontroller compatible, allowing complex messaging and addressing to be achieved. Recordings are stored into on-chip nonvolatile memory cells, providing zero-power message storage. This unique, single-chip solution is made possible through Winbond's patented multilevel storage technology. Voice and audio signals are stored directly into memory in their natural form, providing high-quality, solid-state voice reproduction.

## 2. FEATURES

- Easy-to-use single-chip, voice record/playback solution
- High quality, natural voice/audio reproduction
- Single-chip with duration of 60, 75, 90, or 120 seconds.
- Manual switch or microcontroller compatible
- Playback can be edge- or level-activated
- Directly cascadable for longer durations
- Automatic power-down (push-button mode)
  - Standby current 1  $\mu$ A (typical)
- Zero-power message storage
  - Eliminates battery backup circuits
- Fully addressable to handle multiple messages
- 100-year message retention (typical)
- 100,000 record cycles (typical)
- On-chip clock source
- Programmer support for play-only applications
- Single +5 volt power supply
- Available in die form, PDIP, SOIC and TSOP packaging
- Temperature = die (0°C to +50°C) and package (0°C to +70°C)




3. BLOCK DIAGRAM



**4. TABLE OF CONTENTS**

1. GENERAL DESCRIPTION .....	2
2. FEATURES .....	2
3. BLOCK DIAGRAM .....	3
4. TABLE OF CONTENTS .....	4
5. PIN CONFIGURATION .....	5
6. PIN DESCRIPTION .....	6
7. FUNCTIONAL DESCRIPTION .....	10
7.1. Detailed Description .....	10
7.2. Operational Modes .....	11
7.2.1. Operational Modes Description .....	12
8. TIMING DIAGRAMS .....	16
9. ABSOLUTE MAXIMUM RATINGS .....	19
9.1. Operating Conditions .....	20
10. ELECTRICAL CHARACTERISTICS .....	21
10.1. Parameters For Packaged Parts .....	21
10.1.1. Typical Parameter Variation with Voltage and Temperature .....	24
10.2. Parameters For Die .....	25
10.2.1. Typical Parameter Variation with Voltage and Temperature .....	28
10.3. Parameters For Push-Button Mode .....	29
11. TYPICAL APPLICATION CIRCUIT .....	30
12. PACKAGE DRAWING AND DIMENSIONS .....	35
12.1. 28-Lead 300-Mil Plastic Small Outline IC (SOIC) .....	35
12.2. 28-Lead 600-Mil Plastic Dual Inline Package (PDIP) .....	36
12.3. 28-Lead 8x13.4MM Plastic Thin Small Outline Package (TSOP) Type 1 .....	37
12.4. ISD2560/75/95/120 Product Bonding Physical Layout (Die) <sup>iii</sup> .....	38
14. VERSION HISTORY .....	41

**5. PIN CONFIGURATION**



\* Same pinouts for ISD2575 / 2590 / 25120 products



## 6. PIN DESCRIPTION

PIN NAME	PIN NO.		FUNCTION
	SOIC/ PDIP	TSOP	
Ax/Mx	1-10/ 1-7	8-17/ 8-14	<p><b>Address/Mode Inputs:</b> The Address/Mode Inputs have two functions depending on the level of the two Most Significant Bits (MSB) of the address pins (A8 and A9).</p> <p>If either or both of the two MSBs are LOW, the inputs are interpreted as address bits and are used as the start address for the current record or playback cycle. The address pins are inputs only and do not output any internal address information during the operation. Address inputs are latched by the falling edge of <math>\overline{CE}</math>.</p> <p>If both MSBs are HIGH, the Address/Mode inputs are interpreted as Mode bits according to the Operational Mode table on page 12. There are six operational modes (M0...M6) available as indicated in the table. It is possible to use multiple operational modes simultaneously. Operational Modes are sampled on each falling edge of <math>\overline{CE}</math>, and thus Operational Modes and direct addressing are mutually exclusive.</p>
AUX IN	11	10	<p><b>Auxiliary Input:</b> The Auxiliary Input is multiplexed through to the output amplifier and speaker output pins when <math>\overline{CE}</math> is HIGH, P/R is HIGH, and playback is currently not active or if the device is in playback overflow. When cascading multiple ISD2500 devices, the AUX IN pin is used to connect a playback signal from a following device to the previous output speaker drivers. For noise considerations, it is suggested that the auxiliary input not be driven when the storage array is active.</p>
$V_{SSA}, V_{SSD}$	13, 12	20, 19	<p><b>Ground:</b> The ISD2500 series of devices utilizes separate analog and digital ground busses. These pins should be connected separately through a low-impedance path to power supply ground.</p>
SP+/SP-	14/15	21/22	<p><b>Speaker Outputs:</b> All devices in the ISD2500 series include an on-chip differential speaker driver, capable of driving 50 mW into 16 <math>\Omega</math> from AUX IN (12.2mW from memory).</p> <p><sup>[1]</sup> The speaker outputs are held at <math>V_{SSA}</math> levels during record and power down. It is therefore not possible to parallel speaker outputs of multiple ISD2500 devices or the outputs of other speaker drivers.</p> <p><sup>[2]</sup> A single-end output may be used (including a coupling capacitor between the SP pin and the speaker). These outputs may be used individually with the output signal taken from either pin. However, the use of single end output results in a 1 to 4 reduction in its output power.</p>

<sup>[1]</sup> Connection of speaker outputs in parallel may cause damage to the device.

<sup>[2]</sup> Never ground or drive an unused speaker output.



PIN NAME	PIN NO.		FUNCTION
	SOIC/ PDIP	TSOP	
V <sub>CCA</sub> , V <sub>CCD</sub>	16, 28	23, 7	<b>Supply Voltage:</b> To minimize noise, the analog and digital circuits in the ISD2500 series devices use separate power busses. These voltage busses are brought out to separate pins and should be tied together as close to the supply as possible. In addition, these supplies should be decoupled as close to the package as possible.
MIC	17	24	<b>Microphone:</b> The microphone pin transfers input signal to the on-chip preamplifier. A built-in Automatic Gain Control (AGC) circuit controls the gain of this preamplifier from -15 to 24dB. An external microphone should be AC coupled to this pin via a series capacitor. The capacitor value, together with the internal 10 KΩ resistance on this pin, determines the low-frequency cutoff for the ISD2500 series passband. See Winbond's Application Information for additional information on low-frequency cutoff calculation
MIC REF	18	25	<b>Microphone Reference:</b> The MIC REF input is the inverting input to the microphone preamplifier. This provides a noise-canceling or common-mode rejection input to the device when connected to a differential microphone.
AGC	19	26	<b>Automatic Gain Control:</b> The AGC dynamically adjusts the gain of the preamplifier to compensate for the wide range of microphone input levels. The AGC allows the full range of whispers to loud sounds to be recorded with minimal distortion. The "attack" time is determined by the time constant of a 5 KΩ internal resistance and an external capacitor (C2 on the schematic of Figure 5 in section 11) connected from the AGC pin to V <sub>SSA</sub> analog ground. The "release" time is determined by the time constant of an external resistor (R2) and an external capacitor (C2) connected in parallel between the AGC pin and V <sub>CCA</sub> analog ground. Nominal values of 470 KΩ and 4.7 μF give satisfactory results in most cases.
ANA IN	20	27	<b>Analog Input:</b> The analog input transfers analog signal to the chip for recording. For microphone inputs, the ANA OUT pin should be connected via an external capacitor to the ANA IN pin. This capacitor value, together with the 3.0 KΩ input impedance of ANA IN, is selected to give additional cutoff at the low-frequency end of the voice passband. If the desired input is derived from a source other than a microphone, the signal can be fed, capacitively coupled, into the ANA IN pin directly.
ANA OUT	21	28	<b>Analog Output:</b> This pin provides the preamplifier output to the user. The voltage gain of the preamplifier is determined by the voltage level at the AGC pin.



PIN NAME	PIN NO.		FUNCTION
	SOIC/ PDIP	TSOP	
$\overline{\text{OVF}}$	22	1	<b>Overflow:</b> This signal pulses LOW at the end of memory array, indicating the device has been filled and the message has overflowed. The OVF output then follows the CE input until a PD pulse has reset the device. This pin can be used to cascade several ISD2500 devices together to increase record/playback durations.
$\overline{\text{CE}}$	23	2	<b>Chip Enable:</b> The $\overline{\text{CE}}$ input pin is taken LOW to enable all playback and record operations. The address pins and playback/record pin ( $\overline{\text{P/R}}$ ) are latched by the falling edge of $\overline{\text{CE}}$ . $\overline{\text{CE}}$ has additional functionality in the M6 (Push-Button) Operational Mode as described in the Operational Mode section.
PD	24	3	<b>Power Down:</b> When neither record nor playback operation, the PD pin should be pulled HIGH to place the part in standby mode (see $I_{\text{SB}}$ specification). When overflow ( $\overline{\text{OVF}}$ ) pulses LOW for an overflow condition, PD should be brought HIGH to reset the address pointer back to the beginning of the memory array. The PD pin has additional functionality in the M6 (Push-Button) Operation mode as described in the Operational Mode section.
$\overline{\text{EOM}}$	25	4	<b>End-Of-Message:</b> A nonvolatile marker is automatically inserted at the end of each recorded message. It remains there until the message is recorded over. The $\overline{\text{EOM}}$ output pulses LOW for a period of $T_{\text{EOM}}$ at the end of each message.  In addition, the ISD2500 series has an internal $V_{\text{CC}}$ detect circuit to maintain message integrity should $V_{\text{CC}}$ fall below 3.5V. In this case, $\overline{\text{EOM}}$ goes LOW and the device is fixed in Playback-only mode.  When the device is configured in Operational Mode M6 (Push-Button Mode), this pin provides an active-HIGH signal, indicating the device is currently recording or playing. This signal can conveniently drive an LED for visual indicator of a record or playback operation in process.



PIN NAME	PIN NO.		FUNCTION															
	SOIC/ PDIP	TSOP																
XCLK	26	5	<p><b>External Clock:</b> The external clock input has an internal pull-down device. The device is configured at the factory with an internal sampling clock frequency centered to <math>\pm 1</math> percent of specification. The frequency is then maintained to a variation of <math>\pm 2.25</math> percent over the entire commercial temperature and operating voltage ranges. If greater precision is required, the device can be clocked through the XCLK pin as follows:</p> <table border="1"> <thead> <tr> <th>Part Number</th> <th>Sample Rate</th> <th>Required Clock</th> </tr> </thead> <tbody> <tr> <td>ISD2560</td> <td>8.0 kHz</td> <td>1024 kHz</td> </tr> <tr> <td>ISD2575</td> <td>6.4 kHz</td> <td>819.2 kHz</td> </tr> <tr> <td>ISD2590</td> <td>5.3 kHz</td> <td>682.7 kHz</td> </tr> <tr> <td>ISD25120</td> <td>4.0 kHz</td> <td>512 kHz</td> </tr> </tbody> </table> <p>These recommended clock rates should not be varied because the antialiasing and smoothing filters are fixed, and aliasing problems can occur if the sample rate differs from the one recommended. The duty cycle on the input clock is not critical, as the clock is immediately divided by two. <b>If the XCLK is not used, this input must be connected to ground.</b></p>	Part Number	Sample Rate	Required Clock	ISD2560	8.0 kHz	1024 kHz	ISD2575	6.4 kHz	819.2 kHz	ISD2590	5.3 kHz	682.7 kHz	ISD25120	4.0 kHz	512 kHz
Part Number	Sample Rate	Required Clock																
ISD2560	8.0 kHz	1024 kHz																
ISD2575	6.4 kHz	819.2 kHz																
ISD2590	5.3 kHz	682.7 kHz																
ISD25120	4.0 kHz	512 kHz																
P/R	27	6	<p><b>Playback/Record:</b> The P/R input pin is latched by the falling edge of the <math>\overline{CE}</math> pin. A HIGH level selects a playback cycle while a LOW level selects a record cycle. For a record cycle, the address pins provide the starting address and recording continues until PD or <math>\overline{CE}</math> is pulled HIGH or an overflow is detected (i.e. the chip is full). When a record cycle is terminated by pulling PD or <math>\overline{CE}</math> HIGH, then End-Of-Message (EOM) marker is stored at the current address in memory. For a playback cycle, the address inputs provide the starting address and the device will play until an <math>\overline{EOM}</math> marker is encountered. The device can continue to pass an <math>\overline{EOM}</math> marker if <math>\overline{CE}</math> is held LOW in address mode, or in an Operational Mode. (See Operational Modes section)</p>															





## 7. FUNCTIONAL DESCRIPTION

### 7.1. DETAILED DESCRIPTION

#### Speech/Sound Quality

The Winbond's ISD2500 series includes devices offered at 4.0, 5.3, 6.4, and 8.0 kHz sampling frequencies, allowing the user a choice of speech quality options. Increasing the duration within a product series decreases the sampling frequency and bandwidth, which affects the sound quality. Please refer to the ISD2560/75/90/120 Product Summary table below to compare the duration, sampling frequency and filter pass band.

The speech samples are stored directly into the on-chip nonvolatile memory without any digitization and compression associated like other solutions. Direct analog storage provides a very true, natural sounding reproduction of voice, music, tones, and sound effects not available with most solid state digital solutions.

#### Duration

To meet various system requirements, the ISD2560/75/90/120 products offer single-chip solutions at 60, 75, 90, and 120 seconds. Parts may also be cascaded together for longer durations.

**TABLE 1: ISD2560/75/90/120 PRODUCT SUMMARY**

Part Number	Duration (Seconds)	Input Sample Rate (kHz)	Typical Filter Pass Band * (kHz)
ISD2560	60	8.0	3.4
ISD2575	75	6.4	2.7
ISD2590	90	5.3	2.3
ISD25120	120	4.0	1.7

\* 500 roll-off point

#### EEPROM Storage

One of the benefits of Winbond's ChipCorder<sup>®</sup> technology is the use of on-chip nonvolatile memory, providing zero-power message storage. The message is retained for up to 100 years typically without power. In addition, the device can be re-recorded typically over 100,000 times.

#### Microcontroller Interface

In addition to its simplicity and ease of use, the ISD2500 series includes all the interfaces necessary for microcontroller-driven applications. The address and control lines can be interfaced to a microcontroller and manipulated to perform a variety of tasks, including message assembly, message concatenation, predefined fixed message segmentation, and message management.



## Programming

The ISD2500 series is also ideal for playback-only applications, where single or multiple messages are referenced through buttons, switches, or a microcontroller. Once the desired message configuration is created, duplicates can easily be generated via a gang programmer.

### 7.2. OPERATIONAL MODES

The ISD2500 series is designed with several built-in Operational Modes that provide maximum functionality with minimum external components. These modes are described in details as below. The Operational Modes are accessed via the address pins and mapped beyond the normal message address range. When the two Most Significant Bits (MSB), A8 and A9, are HIGH, the remaining address signals are interpreted as mode bits and not as address bits. Therefore, Operational Modes and direct addressing are not compatible and cannot be used simultaneously.

There are two important considerations for using Operational Modes. First, all operations begin initially at address 0 of its memory. Later operations can begin at other address locations, depending on the Operational Mode(s) chosen. In addition, the address pointer is reset to 0 when the device is changed from record to playback, playback to record (except M6 mode), or when a Power-Down cycle is executed.

Second, Operational Modes are executed when  $\overline{CE}$  goes LOW. This Operational Mode remains in effect until the next LOW-going  $\overline{CE}$  signal, at which point the current mode(s) are sampled and executed.

TABLE 2. OPERATIONAL MODES

Mode <sup>[1]</sup>	Function	Typical Use	Jointly Compatible <sup>[2]</sup>
M0	Message cueing	Fast-forward through messages	M4, M5, M6
M1	Delete $\overline{EOM}$ markers	Position $\overline{EOM}$ marker at the end of the last message	M3, M4, M5, M6
M2	Not applicable	Reserved	N/A
M3	Looping	Continuous playback from Address 0	M1, M5, M6
M4	Consecutive addressing	Record/playback multiple consecutive messages	M0, M1, M5
M5	$\overline{CE}$ level-activated	Allows message pausing	M0, M1, M3, M4
M6	Push-button control	Simplified device interface	M0, M1, M3

<sup>[1]</sup> Besides mode pin needed to be "1", A8 and A9 pin are also required to be "1" in order to enter into the related operational mode.

<sup>[2]</sup> Indicates additional Operational Modes which can be used simultaneously with the given mode.



### 7.2.1. Operational Modes Description

The Operational Modes can be used in conjunction with a microcontroller, or they can be hardwired to provide the desired system operation.

#### M0 – Message Cueing

Message Cueing allows the user to skip through messages, without knowing the actual physical addresses of each message. Each  $\overline{CE}$  LOW pulse causes the internal address pointer to skip to the next message. This mode is used for playback only, and is typically used with the M4 Operational Mode.

#### M1 – Delete EOM Markers

The M1 Operational Mode allows sequentially recorded messages to be combined into a single message with only one  $\overline{EOM}$  marker set at the end of the final message. When this Operational Mode is configured, messages recorded sequentially are played back as one continuous message.

#### M2 – Unused

When Operational Modes are selected, the M2 pin should be LOW.

#### M3 – Message Looping

The M3 Operational Mode allows for the automatic, continuously repeated playback of the message located at the beginning of the address space. A message can completely fill the ISD2500 device and will loop from beginning to end without  $\overline{OVF}$  going LOW.

#### M4 – Consecutive Addressing

During normal operation, the address pointer will reset when a message is played through an  $\overline{EOM}$  marker. The M4 Operational Mode inhibits the address pointer reset on  $\overline{EOM}$ , allowing messages to be played back consecutively.

#### M5 – CE-Level Activated

The default mode for ISD2500 devices is for  $\overline{CE}$  to be edge-activated on playback and level-activated on record. The M5 Operational Mode causes the  $\overline{CE}$  pin to be interpreted as level-activated as opposed to edge-activated during playback. This is especially useful for terminating playback operations using the  $\overline{CE}$  signal. In this mode,  $\overline{CE}$  LOW begins a playback cycle, at the beginning of the device memory. The playback cycle continues as long as  $\overline{CE}$  is held LOW. When  $\overline{CE}$  goes HIGH, playback will immediately end. A new  $\overline{CE}$  LOW will restart the message from the beginning unless M4 is also HIGH.



## M6 – Push-Button Mode

The ISD2500 series contain a Push-Button Operational Mode. The Push-Button Mode is used primarily in very low-cost applications and is designed to minimize external circuitry and components, thereby reducing system cost. In order to configure the device in Push-Button Operational Mode, the two most significant address bits must be HIGH, and the M6 mode pin must also be HIGH. A device in this mode always powers down at the end of each playback or record cycle after  $\overline{CE}$  goes HIGH.

When this operational mode is implemented, three of the pins on the device have alternate functionality as described in the table below.

TABLE 3. ALTERNATE FUNCTIONALITY IN PINS

Pin Name	Alternate Functionality in Push-Button Mode
$\overline{CE}$	Start/Pause Push-Button (LOW pulse-activated)
PD	Stop/Reset Push-Button (HIGH pulse-activated)
$\overline{EOM}$	Active-HIGH Run Indicator

### $\overline{CE}$ (START/PAUSE)

In Push-Button Operational Mode,  $\overline{CE}$  acts as a LOW-going pulse-activated START/PAUSE signal. If no operation is currently in progress, a LOW-going pulse on this signal will initiate a playback or record cycle according to the level on the P/R pin. A subsequent pulse on the  $\overline{CE}$  pin, before an  $\overline{EOM}$  is reached in playback or an overflow condition occurs, will pause the current operation, and the address counter is not reset. Another  $\overline{CE}$  pulse will cause the device to continue the operation from the place where it is paused.

### PD (STOP/RESET)

In Push-Button Operational Mode, PD acts as a HIGH-going pulse-activated STOP/RESET signal. When a playback or record cycle is in progress and a HIGH-going pulse is observed on PD, the current cycle is terminated and the address pointer is reset to address 0, the beginning of the message space.

### $\overline{EOM}$ (RUN)

In Push-Button Operational Mode,  $\overline{EOM}$  becomes an active-HIGH RUN signal which can be used to drive an LED or other external device. It is HIGH whenever a record or playback operation is in progress.

## Recording in Push Button Mode

1. The PD pin should be LOW, usually using a pull-down resistor.



2. The  $\overline{P/R}$  pin is taken LOW.
3. The  $\overline{CE}$  pin is pulsed LOW. Recording starts,  $\overline{EOM}$  goes HIGH to indicate an operation in progress.
4. When the  $\overline{CE}$  pin is pulsed LOW. Recording pauses,  $\overline{FOM}$  goes back LOW. The internal address pointers are not cleared, but the  $\overline{EOM}$  marker is stored in memory to indicate as the message end. The  $\overline{P/R}$  pin may be taken HIGH at this time. Any subsequent  $\overline{CE}$  would start a playback at address 0.
5. The  $\overline{CE}$  pin is pulsed LOW. Recording starts at the next address after the previous set  $\overline{FOM}$  marker.  $\overline{FOM}$  goes back HIGH <sup>[3]</sup>
6. When the recording sequences are finished, the final  $\overline{CE}$  pulse LOW will end the last record cycle, leaving a set  $\overline{EOM}$  marker at the message end. Recording may also be terminated by a HIGH level on PD, which will leave a set  $\overline{EOM}$  marker.

#### Playback in Push-Button Mode

1. The PD pin should be LOW.
2. The  $\overline{P/R}$  pin is taken HIGH.
3. The  $\overline{CE}$  pin is pulsed LOW. Playback starts,  $\overline{EOM}$  goes HIGH to indicate an operation in progress.
4. If the  $\overline{CF}$  pin is pulsed LOW or an  $\overline{FOM}$  marker is encountered during an operation, the part will pause. The internal address pointers are not cleared, and  $\overline{EOM}$  goes back LOW. The  $\overline{P/R}$  pin may be changed at this time. A subsequent record operation would not reset the address pointers and the recording would begin where playback ended.
5.  $\overline{CE}$  is again pulsed LOW. Playback starts where it left off, with  $\overline{EOM}$  going HIGH to indicate an operation in progress.
6. Playback continues as in steps 4 and 5 until PD is pulsed HIGH or overflow occurs.
7. If in overflow, pulling  $\overline{CE}$  LOW will reset the address pointer and start playback from the beginning. After a PD pulse, the part is reset to address 0.

Note: Push-Button Mode can be used in conjunction with modes M0, M1, and M3.

<sup>[3]</sup> If the M1 Operational Mode pin is also HIGH, the just previously written  $\overline{EOM}$  bit is erased, and recording starts at that address.



**Good Audio Design Practices**

Winbond products are very high-quality single-chip voice recording and playback systems. To ensure the highest quality voice reproduction, it is important that good audio design practices on layout and power supply decoupling be followed. See Application Information or below links for details.

**Good Audio Design Practices**

[http://www.winbond-usa.com/products/isd\\_products/chipcorder/applicationinfo/apin11.pdf](http://www.winbond-usa.com/products/isd_products/chipcorder/applicationinfo/apin11.pdf)

**Single-Chip Board Layout Diagrams**

[http://www.winbond-usa.com/products/isd\\_products/chipcorder/applicationinfo/apin12.pdf](http://www.winbond-usa.com/products/isd_products/chipcorder/applicationinfo/apin12.pdf)



8. TIMING DIAGRAMS




FIGURE 1: RECORD




FIGURE 2: PLAYBACK




FIGURE 3: PUSH-BUTTON MODE RECORD




FIGURE 4: PUSH-BUTTON MODE PLAYBACK





Notes for Push-Button modes:

1. A9, A8, and A6 = 1 for push-button operation.
2. The first  $\overline{CE}$  LOW pulse performs a start function.
3. The part will begin to play or record after a power-up delay  $T_{PUD}$ .
4. The part must have  $\overline{CE}$  HIGH for a debounce period  $T_{DB}$  before it will recognize another falling edge of  $\overline{CE}$  and pause.
5. The second  $\overline{CE}$  LOW pulse, and every even pulse thereafter, performs a Pause function.
6. Again, the part must have  $\overline{CE}$  HIGH for a debounce period  $T_{DB}$  before it will recognize another falling edge of  $\overline{CE}$  which would restart an operation. In addition, the part will not do an internal power down until  $\overline{CE}$  is HIGH for the  $T_{DB}$  time.
7. The third  $\overline{CE}$  LOW pulse, and every odd pulse thereafter, performs a Resume function.
8. At any time, a HIGH level on  $\overline{PD}$  will stop the current function, reset the address counter, and power down the device.



## 9. ABSOLUTE MAXIMUM RATINGS

TABLE 4: ABSOLUTE MAXIMUM RATINGS (DIE)

CONDITION	VALUE
Junction temperature	150°C
Storage temperature range	-65°C to +150°C
Voltage applied to any pad	(V <sub>SS</sub> - 0.3V) to (V <sub>CC</sub> + 0.3V)
Voltage applied to any pad (input current limited to ±20mA)	(V <sub>SS</sub> - 1.0V) to (V <sub>CC</sub> + 1.0V)
V <sub>CC</sub> - V <sub>SS</sub>	-0.3V to +7.0V

TABLE 5: ABSOLUTE MAXIMUM RATINGS (PACKAGED PARTS)

CONDITION	VALUE
Junction temperature	150°C
Storage temperature range	-65°C to +150°C
Voltage applied to any pin	(V <sub>SS</sub> - 0.3V) to (V <sub>CC</sub> + 0.3V)
Voltage applied to any pin (input current limited to ±20 mA)	(V <sub>SS</sub> - 1.0V) to (V <sub>CC</sub> + 1.0V)
Lead temperature (Soldering - 10sec)	300°C
V <sub>CC</sub> - V <sub>SS</sub>	-0.3V to +7.0V

Note: Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability and performance. Functional operation is not implied at these conditions.

## 9.1 OPERATING CONDITIONS

TABLE 6: OPERATING CONDITIONS (DIE)

CONDITION	VALUE
Commercial operating temperature range	0°C to +50°C
Supply voltage ( $V_{CC}$ ) <sup>[1]</sup>	+4.5V to +6.5V
Ground voltage ( $V_{SS}$ ) <sup>[2]</sup>	0V

TABLE 7: OPERATING CONDITIONS (PACKAGED PARTS)

CONDITION	VALUE
Commercial operating temperature range <sup>[3]</sup>	0°C to +70°C
Supply voltage ( $V_{CC}$ ) <sup>[1]</sup>	+4.5V to +5.5V
Ground voltage ( $V_{SS}$ ) <sup>[2]</sup>	0V

<sup>[1]</sup>  $V_{CC} = V_{CCA} = V_{CCD}$

<sup>[2]</sup>  $V_{SS} = V_{SSA} = V_{SSD}$

<sup>[3]</sup> Case Temperature



## 10. ELECTRICAL CHARACTERISTICS

### 10.1. PARAMETERS FOR PACKAGED PARTS

TABLE 6. DC PARAMETERS – Packaged Parts

PARAMETER	SYMBOL	MIN <sup>[2]</sup>	TYP <sup>[1]</sup>	MAX <sup>[2]</sup>	UNITS	CONDITIONS
Input Low Voltage	V <sub>IL</sub>			0.8	V	
Input High Voltage	V <sub>IH</sub>	2.0			V	
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 4.0 mA
Output High Voltage	V <sub>OH</sub>	V <sub>CC</sub> - 0.4			V	I <sub>OH</sub> = -10 μA
$\overline{\text{OVF}}$ Output High Voltage	V <sub>OH1</sub>	2.4			V	I <sub>OH</sub> = -1.6 mA
$\overline{\text{EOM}}$ Output High Voltage	V <sub>OH2</sub>	V <sub>CC</sub> - 1.0	V <sub>CC</sub> - 0.8		V	I <sub>OH</sub> = -3.2 mA
V <sub>CC</sub> Current (Operating)	I <sub>CC</sub>		25	30	mA	R <sub>EXT</sub> = ∞ <sup>[3]</sup>
V <sub>CC</sub> Current (Standby)	I <sub>SB</sub>		1	10	μA	[3]
Input Leakage Current	I <sub>IL</sub>			±1	μA	
Input Current HIGH w/Pull Down	I <sub>ILPD</sub>			130	μA	Force V <sub>CC</sub> <sup>[4]</sup>
Output Load Impedance	R <sub>EXT</sub>	16			Ω	Speaker Load
Preamp Input Resistance	R <sub>MIC</sub>	4	9	15	KΩ	MIC and MIC REF Pins
AUX IN input Resistance	R <sub>AUX</sub>	5	11	20	KΩ	
ANA IN Input Resistance	R <sub>ANA IN</sub>	2.3	3	5	KΩ	
Preamp Gain 1	A <sub>PRE1</sub>	21	24	26	dB	AGC = 0.0V
Preamp Gain 2	A <sub>PRE2</sub>		-15	5	dB	AGC = 2.5V
AUX IN/SP+ Gain	A <sub>AUX</sub>		0.98	1.0	V/V	
ANA IN to SP+/- Gain	A <sub>ARP</sub>	21	23	26	dB	
AGC Output Resistance	R <sub>AGC</sub>	2.5	5	9.5	KΩ	

Notes:

- <sup>[1]</sup> Typical values @ T<sub>A</sub> = 25° and V<sub>CC</sub> = 5.0V.  
<sup>[2]</sup> All Min/Max limits are guaranteed by Winbond via electrical testing or characterization. Not all specifications are 100 percent tested.  
<sup>[3]</sup> V<sub>CCA</sub> and V<sub>CCD</sub> connected together.  
<sup>[4]</sup> XCLK pin only.

# ISD2560/75/90/120



TABLE 9: AC PARAMETERS – Packaged Parts

CHARACTERISTIC	SYMBOL	MIN <sup>[2]</sup>	TYP <sup>[1]</sup>	MAX <sup>[2]</sup>	UNITS	CONDITIONS
Sampling Frequency	F <sub>S</sub>					
ISD2560			8.0		kHz	[7]
ISD2575			6.4		kHz	[7]
ISD2590			5.3		kHz	[7]
ISD25120		4.0		kHz	[7]	
Filter Pass Band	F <sub>CF</sub>					
ISD2560			3.4		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>
ISD2575			2.7		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>
ISD2590			2.3		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>
ISD25120		1.7		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>	
Record Duration	T <sub>REC</sub>					
ISD2560		58.1	60.0	62.0	sec	Commercial Operation <sup>[7]</sup>
ISD2575		72.6	75.0	77.5	sec	Commercial Operation <sup>[7]</sup>
ISD2590		87.1	90.0	93.0	sec	Commercial Operation <sup>[7]</sup>
ISD25120	116.1	120.0	123.9	sec	Commercial Operation <sup>[7]</sup>	
Playback Duration	T <sub>PLAY</sub>					
ISD2560		58.1	60.0	62.0	sec	Commercial Operation
ISD2575		72.6	75.0	77.5	sec	Commercial Operation
ISD2590		87.1	90.0	93.0	sec	Commercial Operation
ISD25120	116.1	120.0	123.9	sec	Commercial Operation	
CE Pulse Width	T <sub>CE</sub>		100		nsec	
Control/Address Setup Time	T <sub>SET</sub>		300		nsec	
Control/Address Hold Time	T <sub>HOLD</sub>		0		nsec	
Power-Up Delay	T <sub>PUD</sub>					
ISD2560		24.1	25.0	27.8	msec	Commercial Operation
ISD2575		30.2	31.3	34.3	msec	Commercial Operation
ISD2590		36.2	37.5	40.8	msec	Commercial Operation
ISD25120	48.2	50.0	53.6	msec	Commercial Operation	
PD Pulse Width (record)	T <sub>PDR</sub>					
ISD2560			25.0		msec	
ISD2575			31.25		msec	
ISD2590			37.5		msec	
ISD25120		50.0		msec		



## ISD2560/75/90/120

TABLE 9: AC PARAMETERS – Packaged Parts (Cont'd)

CHARACTERISTIC	SYMBOL	MIN <sup>[2]</sup>	TYP <sup>[1]</sup>	MAX <sup>[2]</sup>	UNITS	CONDITIONS
PD Pulse Width (Play)	$T_{PDP}$					
ISD2560			12.5		msec	
ISD2575			15.625		msec	
ISD2590			18.75		msec	
ISD25120			25.0		msec	
PD Pulse Width (Static)	$T_{PDS}$		100		nsec	[6]
Power Down Hold	$T_{PDH}$		0		nsec	
EOM Pulse Width	$T_{EOM}$					
ISD2560			12.5		msec	
ISD2575			15.625		msec	
ISD2590			18.75		msec	
ISD25120			25.0		msec	
Overflow Pulse Width	$T_{OVF}$		6.5		µsec	
Total Harmonic Distortion	THD		1	2	%	@ 1 kHz
Speaker Output Power	$P_{OUT}$		12.2	50	mW	$R_{EXT} = 16 \Omega^{[4]}$
Voltage Across Speaker Pins	$V_{OUT}$			2.5	V p-p	$R_{EXT} = 600 \Omega$
MIC Input Voltage	$V_{IN1}$			20	mV	Peak-to-Peak <sup>[5]</sup>
ANA IN Input Voltage	$V_{IN2}$			50	mV	Peak-to-Peak
AUX Input Voltage	$V_{IN3}$			1.25	V	Peak-to-Peak; $R_{EXT} = 16 \Omega$

Notes:

[1] Typical values @  $T_A = 25^\circ\text{C}$  and  $V_{CC} = 3.0\text{V}$ .

[2] All Min/Max limits are guaranteed by Winbond via electrical testing or characterization. Not all specifications are 100 percent tested.

[3] Low-frequency cutoff depends upon the value of external capacitors (see Pin Descriptions)

[4] From AUX IN; if ANA IN is driven at 50 mV p-p, the  $P_{OUT} = 12.2\text{ mW}$ , typical.

[5] With 5.1 K  $\Omega$  series resistor at ANA IN.

[6]  $T_{PDS}$  is required during a static condition, typically overflow.

[7] Sampling Frequency and playback Duration can vary as much as  $\pm 2.25$  percent over the commercial temperature range. For greater stability, an external clock can be utilized (see Pin Descriptions)

[8] Filter specification applies to the antialiasing filter and the smoothing filter. Therefore, from input to output, expect a 6 dB drop by nature of passing through both filters.



10.1.1. Typical Parameter Variation with Voltage and Temperature (Packaged Parts)

Chart 1: Record Mode Operating Current ( $I_{CC}$ )




Chart 3: Standby Current ( $I_{SB}$ )




Chart 2: Total Harmonic Distortion





Chart 4: Oscillator Stability





## 10.2. PARAMETERS FOR DIE

TABLE 10: DC PARAMETERS – Die

PARAMETER	SYMBOL	MIN <sup>[2]</sup>	TYP <sup>[1]</sup>	MAX <sup>[2]</sup>	UNITS	CONDITIONS
Input Low Voltage	V <sub>IL</sub>			0.8	V	
Input High Voltage	V <sub>IH</sub>	2.0			V	
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 4.0 mA
Output High Voltage	V <sub>OH</sub>	V <sub>CC</sub> - 0.4			V	I <sub>OH</sub> = -10 μA
OVF Output High Voltage	V <sub>OH1</sub>	2.4			V	I <sub>OH</sub> = -1.6 mA
EOM Output High Voltage	V <sub>OH2</sub>	V <sub>CC</sub> - 1.0	V <sub>CC</sub> - 0.8		V	I <sub>OH</sub> = -3.2 mA
V <sub>CC</sub> Current (Operating)	I <sub>CC</sub>		25	30	mA	R <sub>EXT</sub> = ∞ <sup>[3]</sup>
V <sub>CC</sub> Current (Standby)	I <sub>SB</sub>		1	10	μA	[2]
Input Leakage Current	I <sub>IL</sub>			±1	μA	
Input Current HIGH w/Pull Down	I <sub>ILPD</sub>			130	μA	Force V <sub>CC</sub> <sup>[4]</sup>
Output Load Impedance	R <sub>EXT</sub>	16			Ω	Speaker Load
Preamp IN Input Resistance	R <sub>MIC</sub>	4	9	15	KΩ	MIC and MIC REF Pads
AUX IN Input Resistance	R <sub>AUX</sub>	5	11	20	KΩ	
ANA IN Input Resistance	R <sub>ANA IN</sub>	2.3	3	5	KΩ	
Preamp Gain 1	A <sub>PRE1</sub>	21	24	26	dB	AGC = 0.0V
Preamp Gain 2	A <sub>PRE2</sub>		-15	5	dB	AGC = 2.5V
AUX IN/SP+ Gain	A <sub>AUX</sub>		0.98	1.0	V/V	
ANA IN to SP+/- Gain	A <sub>ARP</sub>	21	23	26	dB	
AGC Output Resistance	R <sub>AGC</sub>	2.5	5	9.5	KΩ	

## Notes:

- <sup>[1]</sup> Typical values @ T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5.0V.
- <sup>[2]</sup> All Min/Max limits are guaranteed by Winbond via electrical testing or characterization. Not all specifications are 100 percent tested.
- <sup>[3]</sup> V<sub>CCA</sub> and V<sub>CCD</sub> connected together.
- <sup>[4]</sup> XCLK pad only.



**TABLE 11: AC PARAMETERS – Die**

CHARACTERISTIC	SYMBOL	MIN <sup>[2]</sup>	TYP <sup>[1]</sup>	MAX <sup>[2]</sup>	UNITS	CONDITIONS
Sampling Frequency	$F_S$					
ISD2560			8.0		kHz	[7]
ISD2575			6.4		kHz	[7]
ISD2590			5.3		kHz	[7]
ISD25120			4.0		kHz	[7]
Filter Pass Band	$F_{CF}$					
ISD2560			3.4		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>
ISD2575			2.7		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>
ISD2590			2.3		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>
ISD25120			1.7		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>
Record Duration	$T_{REC}$					
ISD2560		58.1	60.0	62.0	sec	Commercial Operation <sup>[7]</sup>
ISD2575		72.6	75.0	77.5	sec	Commercial Operation <sup>[7]</sup>
ISD2590		87.1	90.0	93.0	sec	Commercial Operation <sup>[7]</sup>
ISD25120		116.1	120.0	123.9	sec	Commercial Operation <sup>[7]</sup>
Playback Duration	$T_{PLAY}$					
ISD2560		58.1	60.0	62.0	sec	Commercial Operation <sup>[7]</sup>
ISD2575		72.6	75.0	77.5	sec	Commercial Operation <sup>[7]</sup>
ISD2590		87.1	90.0	93.0	sec	Commercial Operation <sup>[7]</sup>
ISD25120		116.1	120.0	123.9	sec	Commercial Operation <sup>[7]</sup>
CE Pulse Width	$T_{CE}$		100		nsec	
Control/Address Setup Time	$T_{SET}$		300		nsec	
Control/Address Hold Time	$T_{HOLD}$		0		nsec	
Power-Up Delay	$T_{PUD}$					
ISD2560		24.1	25.0	27.9	msec	Commercial Operation
ISD2575		30.2	31.3	34.3	msec	Commercial Operation
ISD2590		36.2	37.5	40.8	msec	Commercial Operation
ISD25120		48.2	50.0	53.6	msec	Commercial Operation
PD Pulse Width (Record)	$T_{PDR}$					
ISD2560			25.0		msec	
ISD2575			31.25		msec	
ISD2590			37.5		msec	
ISD25120			50.0		msec	

**TABLE 11: AC PARAMETERS – Die (Cont'd)**

CHARACTERISTIC	SYMBOL	MIN <sup>[2]</sup>	TYP <sup>[1]</sup>	MAX <sup>[2]</sup>	UNITS	CONDITIONS
PD Pulse Width (Play)	T <sub>PDP</sub>		12.5		msec	
ISD2560			15.625		msec	
ISD2575			18.75		msec	
ISD2590			25.0		msec	
PD Pulse Width (Static)	T <sub>PDS</sub>		100		nsec	[6]
Power Down Hold	T <sub>PDH</sub>		0		nsec	
EOM Pulse Width	T <sub>EOM</sub>		12.5		msec	
ISD2560			15.625		msec	
ISD2575			18.75		msec	
ISD2590			25.0		msec	
Overflow Pulse Width	T <sub>OVF</sub>		6.5		μsec	
Total Harmonic Distortion	THD		1	3	%	@ 1 kHz
Speaker Output Power	P <sub>OUT</sub>		12.2	50	mW	R <sub>EXT</sub> = 16 Ω <sup>[7]</sup>
Voltage Across Speaker Pins	V <sub>OUT</sub>			2.5	V p-p	R <sub>EXT</sub> = 600 Ω
MIC Input Voltage	V <sub>IN1</sub>			20	mV	Peak-to-Peak <sup>[8]</sup>
ANA IN Input Voltage	V <sub>IN2</sub>			50	mV	Peak-to-Peak
AUX Input Voltage	V <sub>IN3</sub>			1.25	V	Peak-to-Peak; R <sub>EXT</sub> = 16 Ω

**Notes:**

- [1] Typical values @ T<sub>A</sub> = 25 °C and V<sub>CC</sub> = 3.0V.
- [2] All Min/Max limits are guaranteed by Winbond via electrical testing or characterization. Not all specifications are 100 percent tested.
- [3] Low-frequency cutoff depends upon the value of external capacitors (see Pin Descriptions)
- [4] From AUX IN; if ANA IN is driven at 50 mV p-p, the P<sub>OUT</sub> = 12.2 mW, typical.
- [5] With 5.1 K Ω series resistor at ANA IN.
- [6] T<sub>PDS</sub> is required during a static condition, typically overflow.
- [7] Sampling Frequency and playback Duration can vary as much as ±2.25 percent over the commercial temperature range. For greater stability, an external clock can be utilized (see Pin Descriptions)
- [8] Filter specification applies to the antialiasing filter and the smoothing filter. Therefore, from input to output, expect a 6 dB drop by nature of passing through both filters



10.2.1. Typical Parameter Variation with Voltage and Temperature (Die)

Chart 5: Record Mode Operating Current ( $I_{CC}$ )




Chart 7: Standby Current ( $I_{SB}$ )




Chart 6: Total Harmonic Distortion





Chart 8: Oscillator Stability





## 10.3. PARAMETERS FOR PUSH-BUTTON MODE

TABLE 12: PARAMETERS FOR PUSH-BUTTON MODE

PARAMETER	SYMBOL	MIN <sup>[2]</sup>	TYP <sup>[1]</sup>	MAX <sup>[2]</sup>	UNIT	CONDITIONS
CE Pulse Width (Start/Pause)	T <sub>CE</sub>		300		nsec	
Control/Address Setup Time	T <sub>SET</sub>		300		nsec	
Power-Up Delay	T <sub>PUD</sub>					
ISD2560			25.0		msec	
ISD2575			31.25		msec	
ISD2590			37.25		msec	
ISD25120			50.0		msec	
PD Pulse Width (Stop/Restart)	T <sub>PD</sub>		300		nsec	
CE to EOM HIGH	T <sub>TRON</sub>	25		400	nsec	
CE to EOM LOW	T <sub>PAUSE</sub>	50		400	nsec	
CE HIGH Debounce	T <sub>DEB</sub>					
ISD2560		70		105	msec	
ISD2575		85		135	msec	
ISD2590		105		160	msec	
ISD25120		135		215	msec	

## Notes:

<sup>[1]</sup> Typical values @ T<sub>A</sub> = 25°C and V<sub>CC</sub> = 5.0V.

<sup>[2]</sup> All Min/Max limits are guaranteed by Winbond via electrical testing or characterization. Not all specifications are 100 percent tested.



11. TYPICAL APPLICATION CIRCUIT




FIGURE 5: DESIGN SCHEMATIC


Note: If desired, pin 18 (PDIP package) may be left unconnected (microphone preamplifier noise will be higher). In this case, pin 18 must not be tied to any other signal or voltage. Additional design example schematics are provided below.

**TABLE 13: APPLICATION EXAMPLE – BASIC DEVICE CONTROL**

Control Step	Function	Action
1	Power up chip and select Record/Playback Mode	1. PD = LOW, 2. P/R = As desired
2	Set message address for record/playback	Set addresses A0-A9
3A	Begin playback	P/R = HIGH, CE = Pulse LOW
3B	Begin record	P/R = LOW, CE = LOW
4A	End playback	Automatic
4B	End record	PD or CE = HIGH

**TABLE 14: APPLICATION EXAMPLE – PASSIVE COMPONENT FUNCTIONS**

Part	Function	Comments
R1	Microphone power supply decoupling	Reduces power supply noise
R2	Release time constant	Sets release time for AGC
R3, R5	Microphone biasing resistors	Provides biasing for microphone operation
R4	Series limiting resistor	Reduces level to prevent distortion at higher supply voltages
R6	Series limiting resistor	Reduces level to high supply voltages
C1, C5	Microphone DC-blocking capacitor Low-frequency cutoff	Decouples microphone bias from chip. Provides single-pole low-frequency cutoff and command mode noise rejection.
C2	Attack/Release time constant	Sets attack/release time for AGC
C3	Low-frequency cutoff capacitor	Provides additional pole for low-frequency cutoff
C4	Microphone power supply decoupling	Reduces power supply noise
C6, C7, C8	Power supply capacitors	Filter and bypass of power supply



**FIGURE 6: ISD2560/75/90/120 APPLICATION EXAMPLE – MICROCONTROLLER/ISD2500 INTERFACE**

In this simplified block diagram of a microcontroller application, the Push-Button Mode and message cueing are used. The microcontroller is a 16-pin version with enough port pins for buttons, an LED, and the ISD2500 series device. The software can be written to use three buttons: one each for play and record, and one for message selection. Because the microcontroller is interpreting the buttons and commanding the ISD2500 device, software can be written for any function desired in a particular application.

Note: Winbond does not recommend connecting address lines directly to a microprocessor bus. Address lines should be externally latched.




FIGURE 7: ISD2560/75/90/120 APPLICATION EXAMPLE – PUSH-BUTTON

Note: Please refer to page 13 for more details.





TABLE 15: APPLICATION EXAMPLE – PUSH-BUTTON CONTROL

Control Step	Function	Action
1	Select Record/Playback Mode	$P/\bar{R}$ = As desired
2A	Begin playback	$P/\bar{R}$ = HIGH, $\bar{CE}$ = Pulse LOW
2B	Begin record	$P/\bar{R}$ = LOW, $\bar{CE}$ = Pulse LOW
3	Pause record or playback	$\bar{CE}$ = Pulsed LOW
4A	End playback	Automatic at $\bar{EOM}$ marker or PD = Pulsed HIGH
4B	End record	PD = Pulsed HIGH


TABLE 16: APPLICATION EXAMPLE – PASSIVE COMPONENT FUNCTIONS

Part	Function	Comments
R2	Release time constant	Sets release time for AGC
R4	Series limiting resistor	Reduces level to prevent distortion at higher supply voltages
R6, R7	Pull-up and pull-down resistors	Defines static state of inputs
C1, C4, C5	Power supply capacitors	Filters and bypass of power supply
C2	Attack/Release time constant	Sets attack/release time for AGC
C3	Low-frequency cutoff capacitor	Provides additional pole for low-frequency cutoff



12. PACKAGE DRAWING AND DIMENSIONS

12.1. 28-LEAD 300-MIL PLASTIC SMALL OUTLINE IC (SOIC)




	INCHES			MILLIMETERS		
	Min	Nom	Max	Min	Nom	Max
A	0.701	0.706	0.711	17.81	17.93	18.06
B	0.097	0.101	0.104	2.46	2.56	2.64
C	0.292	0.296	0.299	7.42	7.52	7.59
D	0.005	0.009	0.0115	0.127	0.22	0.29
E	0.014	0.016	0.019	0.35	0.41	0.46
F		0.050			1.27	
G	0.400	0.400	0.410	10.16	10.31	10.41
H	0.024	0.032	0.040	0.61	0.81	1.02

Note: Lead coplanarity to be within 0.004 inches.




12.2. 28-LEAD 600-MIL PLASTIC DUAL INLINE PACKAGE (PDIP)



	INCHES			MILLIMETERS		
	Min	Nom	Max	Min	Nom	Max
A	1.445	1.450	1.455	36.70	36.83	36.96
B1		0.150			3.81	
B2	0.065	0.070	0.075	1.65	1.78	1.91
C1	0.600		0.625	15.24		15.88
C2	0.530	0.540	0.550	13.46	13.72	13.97
D			0.19			4.83
D1	0.015			0.38		
E	0.125		0.135	3.18		3.43
F	0.015	0.018	0.022	0.38	0.46	0.56
G	0.055	0.060	0.065	1.40	1.52	1.62
H		0.100			2.54	
J	0.008	0.010	0.012	0.20	0.25	0.30
S	0.070	0.075	0.080	1.78	1.91	2.03
q	0°		15°	0°		15°



12.3. 28-LEAD 8x13.4MM PLASTIC THIN SMALL OUTLINE PACKAGE (TSOP) TYPE 1



Plastic Thin Small Outline Package (TSOP) Type 1 Dimensions

	INCHES			MILLIMETERS		
	Min	Nom	Max	Min	Nom	Max
A	0.520	0.528	0.535	13.20	13.40	13.60
B	0.461	0.465	0.469	11.70	11.80	11.90
C	0.311	0.315	0.319	7.90	8.00	8.10
D	0.002		0.006	0.05		0.15
E	0.007	0.009	0.011	0.17	0.22	0.27
F		0.0217			0.55	
G	0.037	0.039	0.041	0.95	1.00	1.05
H	0 <sup>0</sup>	3 <sup>0</sup>	6 <sup>0</sup>	0 <sup>0</sup>	3 <sup>0</sup>	6 <sup>0</sup>
i	0.020	0.022	0.026	0.50	0.55	0.70
J	0.004		0.008	0.10		0.21

Note: Lead coplanarity to be within 0.004 inches.


## ISD2560/75/90/120



### 12.4. ISD2560/75/95/120 PRODUCT BONDING PHYSICAL LAYOUT (DIE) <sup>[1]</sup>

#### ISD2560/75/95/120

- Die Dimensions
  - X:  $149.5 \pm 1$  mils
  - Y:  $262.0 \pm 1$  mils
- Die Thickness <sup>[2]</sup>
  - $11.8 \pm .4$  mils
- Pad Opening
  - 111 x 111 microns
  - $4.4 \times 4.4$  mils



#### Notes:

- <sup>[1]</sup> The backside of die is internally connected to V<sub>SS</sub>. It **MUST NOT** be connected to any other potential or damage may occur.
- <sup>[2]</sup> Die thickness is subject to change, please contact Winbond factory for status and availability.


**ISD2560/75/90/120 PRODUCT PAD DESIGNATIONS**

(with respect to die center)

Pad	Pad Name	X Axis ( $\mu\text{m}$ )	Y Axis ( $\mu\text{m}$ )
A0	Address 0	-897.9	3135.2
A1	Address 1	-1115.4	3135.2
A2	Address 2	-1331.0	3135.2
A3	Address 3	-1544.0	3135.2
A4	Address 4	-1640.4	2898.0
A5	Address 5	-1698.2	2671.0
A6	Address 6	-1698.2	2441.5
A7	Address 7	-1731.2	-2583.2
A8	Address 8	-1731.2	-2768.4
A9	Address 9	-1731.2	-3050.8
AUX IN	Auxiliary Input	-1410.2	-3115.7
V <sub>SSD</sub>	V <sub>SS</sub> Digital Power Supply	-1112.4	-3096.5
V <sub>SSA</sub>	V <sub>SS</sub> Analog Power Supply	-408.2	-3138.9
SP+	Speaker Output +	-46.65	-3068.4
SP-	Speaker Output -	386.1	-3068.4
V <sub>CCA</sub>	V <sub>CC</sub> Analog Power Supply	746.9	-3110.8
MIC	Microphone Input	1101.2	-3146.0
MIC REF	Microphone Reference	1294.7	-3146.0
AGC	Automatic Gain Control	1666.4	-3130.3
ANA IN	Analog Input	1728.6	-2654.0
ANA OUT	Analog Output	1700.0	-2411.0
$\overline{\text{OVF}}$	Overflow Output	1674.6	2489.5
$\overline{\text{CE}}$	Chip Enable Input	1726.7	2824.4
PD	Power Down Input	1730.5	3094.0
$\overline{\text{EOM}}$	End of Message	1041.2	3122.1
XCLK	No Connect (optional)	986.5	3160.7
$\overline{\text{P/R}}$	Playback/Record	807.2	3163.4
V <sub>CCD</sub>	V <sub>CC</sub> Digital Power Supply	544.4	3159.6

**13. ORDERING INFORMATION**

**Product Number Descriptor Key**



When ordering ISD2560/75/90/120 products refer to the following part numbers which are supported in volume for this product series. Consult the local Winbond Sales Representative or Distributor for availability information.

Part Number	Part Number	Part Number	Part Number
ISD2560P	ISD2575P	ISD2590P	ISD25120P
ISD2560S	ISD2575S	ISD2590S	ISD25120S
ISD2560E	ISD2575E	ISD2590E	
ISD2560X	ISD2575X	ISD2590X	ISD25120X

For the latest product information, access Winbond's worldwide website at <http://www.winbond-usa.com>

**14. VERSION HISTORY**

VERSION	DATE	PAGE	DESCRIPTION
0	Apr. 1998	All	Preliminary Specifications
1.0	May 2003	All	Re-format the document. Update TSOP pin configuration. Revise Overflow pad designation.





The contents of this document are provided only as a guide for the applications of Winbond products. Winbond makes no representation or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to discontinue or make changes to specifications and product descriptions at any time without notice. No license, whether express or implied, to any intellectual property or other right of Winbond or others is granted by this publication. Except as set forth in Winbond's Standard Terms and Conditions of Sale, Winbond assumes no liability whatsoever and disclaims any express or implied warranty of merchantability, fitness for a particular purpose or infringement of any Intellectual property.

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipments intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental injury could occur.

Application examples and alternative uses of any integrated circuit contained in this publication are for illustration only and Winbond makes no representation or warranty that such applications shall be suitable for the use specified.

ISD<sup>®</sup> and ChipCorder<sup>®</sup> are trademarks of Winbond Electronics Corporation.

The 100-year retention and 100K record cycle projections are based upon accelerated reliability tests, as published in the Winbond Reliability Report, and are neither warranted nor guaranteed by Winbond.

Information contained in this ISD<sup>®</sup> ChipCorder<sup>®</sup> data sheet supersedes all data for the ISD ChipCorder products published by ISD<sup>®</sup> prior to August, 1998.

*This data sheet and any future addendum to this data sheet (s) are the complete and controlling ISD<sup>®</sup> ChipCorder<sup>®</sup> product specifications. In the event any inconsistencies exist between the information in this and other product documentation, or in the event that other product documentation contains information in addition to the information in this, the information contained herein supersedes and governs such other information in its entirety.*

Copyright<sup>™</sup> 2003, Winbond Electronics Corporation. All rights reserved. ISD<sup>™</sup> is a registered trademark of Winbond. ChipCorder<sup>®</sup> is a trademark of Winbond. All other trademarks are properties of their respective owners.



#### Headquarters

No. 4 Creston Rd. III  
Science Based Industrial Park  
Hsinchu, Taiwan  
TEL: 886-3-5770099  
FAX: 886-3-565577  
<http://www.winbond.com.tw/>

#### Winbond Electronics Corporation America

2727 North First Street, San Jose,  
CA 95134, U.S.A.  
TEL: 1-408-3438600  
FAX: 1-408-5441797  
<http://www.winbond-usa.com/>

#### Winbond Electronics (Shanghai) Ltd.

27F, 299 Yan An W. Rd. Shanghai,  
200335 China  
TEL: 86-21-52385999  
FAX: 86-21-52356988

#### Taipei Office

9F, No. 450, Puziung Rd.  
Neihu District  
Taipei, 114 Taiwan  
TEL: 886-2-81777158  
FAX: 886-2-87153579

#### Winbond Electronics Corporation Japan

7F Oasi-uso BLDG. 3-7-18  
Shirayoshima Kohokuko  
Yokohama 222-0033  
TEL: 81-45-4781881  
FAX: 81-45-4781800

#### Winbond Electronics (H.K.) Ltd.

Unit 9-15, 2/F, Millennium City  
No. 378 Kwun Tong Rd.,  
Kowloon, Hong Kong  
TEL: 852-27513100  
FAX: 852-27520664

Please note that all data and specifications are subject to change without notice.  
All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.



## ±15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers

### General Description

The MAX481E, MAX483E, MAX485E, MAX487E-MAX491E, and MAX1487E are low-power transceivers for RS-485 and RS-422 communications in harsh environments. Each driver output and receiver input is protected against ±15kV electrostatic discharge (ESD) shocks, without latchup. These parts contain one driver and one receiver. The MAX483E, MAX487E, MAX488E, and MAX489E feature reduced slew-rate drivers that minimize EMI and reduce reflections caused by improperly terminated cables, thus allowing error-free data transmission up to 250kbps. The driver slew rates of the MAX481E, MAX485E, MAX490E, MAX491E, and MAX1487E are not limited, allowing them to transmit up to 2.5Mbps.

These transceivers draw as little as 120µA supply current when unloaded or when fully loaded with disabled drivers (see *Selection Table*). Additionally, the MAX481E, MAX483E, and MAX487E have a low-current shutdown mode in which they consume only 0.5µA. All parts operate from a single +5V supply.

Drivers are short-circuit current limited, and are protected against excessive power dissipation by thermal shutdown circuitry that places their outputs into a high-impedance state. The receiver input has a fail-safe feature that guarantees a logic-high output if the input is open circuit.

The MAX487E and MAX1487E feature quarter-unit-load receiver input impedance, allowing up to 128 transceivers on the bus. The MAX488E-MAX491E are designed for full-duplex communications, while the MAX481E, MAX483E, MAX485E, MAX487E, and MAX1487E are designed for half-duplex applications. For applications that are not ESD sensitive see the pin- and function-compatible MAX481, MAX483, MAX485, MAX487-MAX491, and MAX1487.

### Applications

Low-Power RS-485 Transceivers  
 Low-Power RS-422 Transceivers  
 Level Translators  
 Transceivers for EMI-Sensitive Applications  
 Industrial-Control Local Area Networks

### Features

- ♦ ESD Protection: ±15kV—Human Body Model
- ♦ Slew-Rate Limited for Error-Free Data Transmission (MAX483E/487E/488E/489E)
- ♦ Low Quiescent Current:
  - 120µA (MAX483E/487E/488E/489E)
  - 230µA (MAX1487E)
  - 300µA (MAX481E/485E/490E/491E)
- ♦ -7V to +12V Common-Mode Input Voltage Range
- ♦ Three-State Outputs
- ♦ 30ns Propagation Delays, 5ns Skew (MAX481E/485E/490E/491E/1487E)
- ♦ Full-Duplex and Half-Duplex Versions Available
- ♦ Allows up to 128 Transceivers on the Bus (MAX487E/MAX1487E)
- ♦ Current Limiting and Thermal Shutdown for Driver Overload Protection

### Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX481ECPA	0°C to +70°C	8 Plastic DIP
MAX481ECSA	0°C to +70°C	8 SO
MAX481EEPA	-40°C to +85°C	8 Plastic DIP
MAX481EESA	-40°C to +85°C	8 SO

Ordering Information continued on last page.

### Selection Table

PART NUMBER	HALF/FULL DUPLEX	DATA RATE (Mbps)	SLEW-RATE LIMITED	LOW-POWER SHUTDOWN	RECEIVER/DRIVER ENABLE	QUIESCENT CURRENT (µA)	NUMBER OF TRANSMITTERS ON BUS	PIN COUNT
MAX481E	Half	2.5	No	Yes	Yes	300	32	8
MAX483E	Half	0.25	Yes	Yes	Yes	120	32	8
MAX485E	Half	2.5	No	No	Yes	300	32	8
MAX487E	Half	0.25	Yes	Yes	Yes	120	128	8
MAX488E	Full	0.25	Yes	No	No	120	32	8
MAX489E	Full	0.25	Yes	No	Yes	120	32	14
MAX490E	Full	2.5	No	No	No	300	32	8
MAX491E	Full	2.5	No	No	Yes	300	32	14
MAX1487E	Half	2.5	No	No	Yes	230	128	8

MAXIM

Maxim Integrated Products 1

For free samples & the latest literature: <http://www.maxim-ic.com>, or phone 1-800-998-8800

MAX481E/MAX483E/MAX485E/MAX487E-MAX491E/MAX1487E

# ±15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers

## ABSOLUTE MAXIMUM RATINGS


Supply Voltage (Vcc).....12V	14-Pin Plastic DIP (derate 10.00mW/°C above +70°C) ..800mW
Control Input Voltage (RE, DE).....-0.5V to (Vcc + 0.5V)	8-Pin SO (derate 5.88mW/°C above +70°C).....471mW
Driver Input Voltage (DI).....-0.5V to (Vcc + 0.5V)	14-Pin SO (derate 8.33mW/°C above +70°C).....667mW
Driver Output Voltage (Y, Z; A, B).....-8V to +12.5V	Operating Temperature Ranges
Receiver Input Voltage (A, B).....-8V to +12.5V	MAX4_C_/MAX1487EC_A.....0°C to +70°C
Receiver Output Voltage (RO).....-0.5V to (Vcc + 0.5V)	MAX4_E_/MAX1487EE_A.....-40°C to +85°C
Continuous Power Dissipation (TA = +70°C)	Storage Temperature Range.....-65°C to +160°C
8-Pin Plastic DIP (derate 9.09mW/°C above +70°C) ....727mW	Lead Temperature (soldering, 10sec).....+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

(VCC = 5V ±5%, TA = TMIN to TMAX, unless otherwise noted.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Differential Driver Output (no load)	VOD1				5	V
Differential Driver Output (with load)	VOD2	R = 50Ω (RS-422)	2			V
		R = 27Ω (RS-485), Figure 8	1.5		5	
Change in Magnitude of Driver Differential Output Voltage for Complementary Output States	ΔVOD	R = 27Ω or 50Ω, Figure 8			0.2	V
Driver Common-Mode Output Voltage	VOC	R = 27Ω or 50Ω, Figure 8			3	V
Change in Magnitude of Driver Common-Mode Output Voltage for Complementary Output States	ΔVOD	R = 27Ω or 50Ω, Figure 8			0.2	V
Input High Voltage	VIH	DE, DI, RE	2.0			V
Input Low Voltage	VIL	DE, DI, RE			0.8	V
Input Current	IIN1	DE, DI, RE			±2	μA
Input Current (A, B)	IIN2	DE = 0V; VCC = 0V or 5.25V, all devices except MAX487E/MAX1487E	VIIN = 12V		1.0	mA
			VIIN = -7V		-0.8	
		MAX487E/MAX1487E, DE = 0V, VCC = 0V or 5.25V	VIIN = 12V		0.25	mA
			VIIN = -7V		-0.2	
Receiver Differential Threshold Voltage	VTH	-7V ≤ VCM ≤ 12V	-0.2		0.2	V
Receiver Input Hysteresis	ΔVTH	VCM = 0V		70		mV
Receiver Output High Voltage	VOH	IO = -4mA, VID = 200mV	3.5			V
Receiver Output Low Voltage	VOL	IO = 4mA, VID = -200mV			0.4	V
Three-State (high impedance) Output Current at Receiver	IOZR	0.4V ≤ VO ≤ 2.4V			±1	μA
Receiver Input Resistance	RIN	-7V ≤ VCM ≤ 12V, all devices except MAX487E/MAX1487E	12			kΩ
		-7V ≤ VCM ≤ 12V, MAX487E/MAX1487E	48			kΩ



# ±15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers

## DC ELECTRICAL CHARACTERISTICS (continued)

(V<sub>CC</sub> = 5V ±5%, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
No-Load Supply Current (Note 3)	I <sub>CC</sub>	MAX488E/MAX489E, DE, DI, RE = 0V or V <sub>CC</sub>		120	250	μA
		MAX490E/MAX491E, DE, DI, RE = 0V or V <sub>CC</sub>		300	500	
		MAX481E/MAX485E, RE = 0V or V <sub>CC</sub>	DE = V <sub>CC</sub>	500	900	
			DE = 0V	300	500	
		MAX1487E, RE = 0V or V <sub>CC</sub>	DE = V <sub>CC</sub>	300	500	
			DE = 0V	230	400	
MAX483E/MAX487E, RE = 0V or V <sub>CC</sub>	DE = V <sub>CC</sub>	MAX483E	350	650		
		MAX487E	250	400		
	DE = 0V	120	250			
Supply Current in Shutdown	I <sub>SHDN</sub>	MAX481E/483E/487E, DE = 0V, RE = V <sub>CC</sub>		0.5	10	μA
Driver Short-Circuit Current, V <sub>O</sub> = High	I <sub>OSD1</sub>	-7V ≤ V <sub>O</sub> ≤ 12V (Note 4)	35		250	mA
Driver Short-Circuit Current, V <sub>O</sub> = Low	I <sub>OSD2</sub>	-7V ≤ V <sub>O</sub> ≤ 12V (Note 4)	35		250	mA
Receiver Short-Circuit Current	I <sub>OSR</sub>	0V ≤ V <sub>O</sub> ≤ V <sub>CC</sub>	7		95	mA
ESD Protection		A, B, Y and Z pins, tested using Human Body Model		±15		kV

## SWITCHING CHARACTERISTICS—MAX481E/MAX485E, MAX490E/MAX491E, MAX1487E

(V<sub>CC</sub> = 5V ±5%, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Driver Input to Output	t <sub>PLH</sub>	Figures 10 and 12, R <sub>DIFF</sub> = 54Ω, C <sub>L1</sub> = C <sub>L2</sub> = 100pF	10	40	60	ns	
	t <sub>PHL</sub>		10	40	60		
Driver Output Skew to Output	t <sub>SKEW</sub>	Figures 10 and 12, R <sub>DIFF</sub> = 54Ω, C <sub>L1</sub> = C <sub>L2</sub> = 100pF		5	10	ns	
Driver Rise or Fall Time	t <sub>r</sub> , t <sub>f</sub>	Figures 10 and 12, R <sub>DIFF</sub> = 54Ω, C <sub>L1</sub> = C <sub>L2</sub> = 100pF	MAX481E, MAX485E, MAX1487E	3	20	40	ns
			MAX490E/C/E, MAX491E/C/E	5	20	25	
Driver Enable to Output High	t <sub>ZH</sub>	Figures 11 and 13, C <sub>L</sub> = 100pF, S2 closed		45	70	ns	
Driver Enable to Output Low	t <sub>ZL</sub>	Figures 11 and 13, C <sub>L</sub> = 100pF, S1 closed		45	70	ns	
Driver Disable Time from Low	t <sub>LZ</sub>	Figures 11 and 13, C <sub>L</sub> = 15pF, S1 closed		45	70	ns	
Driver Disable Time from High	t <sub>HZ</sub>	Figures 11 and 13, C <sub>L</sub> = 15pF, S2 closed		45	70	ns	
Receiver Input to Output	t <sub>PLH</sub> , t <sub>PHL</sub>	Figures 10 and 14, R <sub>DIFF</sub> = 54Ω, C <sub>L1</sub> = C <sub>L2</sub> = 100pF	MAX481E, MAX485E, MAX1487E	20	60	200	ns
			MAX490E/C/E, MAX491E/C/E	20	60	150	
t <sub>PLH</sub> - t <sub>PHL</sub>   Differential Receiver Skew	t <sub>SKD</sub>	Figures 10 and 14, R <sub>DIFF</sub> = 54Ω, C <sub>L1</sub> = C <sub>L2</sub> = 100pF		5		ns	
Receiver Enable to Output Low	t <sub>ZL</sub>	Figures 9 and 15, C <sub>R1</sub> = 15pF, S1 closed		20	50	ns	
Receiver Enable to Output High	t <sub>ZH</sub>	Figures 9 and 15, C <sub>R1</sub> = 15pF, S2 closed		20	50	ns	
Receiver Disable Time from Low	t <sub>LZ</sub>	Figures 9 and 15, C <sub>R1</sub> = 15pF, S1 closed		20	50	ns	
Receiver Disable Time from High	t <sub>HZ</sub>	Figures 9 and 15, C <sub>R1</sub> = 15pF, S2 closed		20	50	ns	
Maximum Data Rate	f <sub>MAX</sub>		2.5			Mbps	
Time to Shutdown	t <sub>SHDN</sub>	MAX481E (Note 5)	50	200	600	ns	

MAX481E/MAX485E/MAX490E/MAX491E/MAX1487E

## ±15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers

### SWITCHING CHARACTERISTICS—MAX481E/MAX485E, MAX490E/MAX491E, MAX1487E (continued)


(V<sub>CC</sub> = 5V ±5%. T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Driver Enable from Shutdown to Output High (MAX481E)	t <sub>ZH</sub> (SHDN)	Figures 11 and 13, C <sub>L</sub> = 100pF, S2 closed		45	100	ns
Driver Enable from Shutdown to Output Low (MAX481E)	t <sub>ZL</sub> (SHDN)	Figures 11 and 13, C <sub>L</sub> = 100pF, S1 closed		45	100	ns
Receiver Enable from Shutdown to Output High (MAX481E)	t <sub>ZH</sub> (SHDN)	Figures 9 and 15, C <sub>L</sub> = 15pF, S2 closed, A - B = 2V		225	1000	ns
Receiver Enable from Shutdown to Output Low (MAX481E)	t <sub>ZL</sub> (SHDN)	Figures 9 and 15, C <sub>L</sub> = 15pF, S1 closed, B - A = 2V		225	1000	ns

### SWITCHING CHARACTERISTICS—MAX483E, MAX487E/MAX488E/MAX489E

(V<sub>CC</sub> = 5V ±5%. T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.) (Notes 1, 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Driver Input to Output	t <sub>PLH</sub>	Figures 10 and 12, R <sub>DIFF</sub> = 54Ω, C <sub>L1</sub> = C <sub>L2</sub> = 100pF	250	800	2000	ns
	t <sub>PHL</sub>		250	800	2000	
Driver Output Skew to Output	t <sub>SKEW</sub>	Figures 10 and 12, R <sub>DIFF</sub> = 54Ω, C <sub>L1</sub> = C <sub>L2</sub> = 100pF		20	800	ns
Driver Rise or Fall Time	t <sub>R</sub> , t <sub>F</sub>	Figures 10 and 12, R <sub>DIFF</sub> = 54Ω, C <sub>L1</sub> = C <sub>L2</sub> = 100pF	250		2000	ns
Driver Enable to Output High	t <sub>ZH</sub>	Figures 11 and 13, C <sub>L</sub> = 100pF, S2 closed	250		2000	ns
Driver Enable to Output Low	t <sub>ZL</sub>	Figures 11 and 13, C <sub>L</sub> = 100pF, S1 closed	250		2000	ns
Driver Disable Time from Low	t <sub>LZ</sub>	Figures 11 and 13, C <sub>L</sub> = 15pF, S1 closed	300		3000	ns
Driver Disable Time from High	t <sub>HZ</sub>	Figures 11 and 13, C <sub>L</sub> = 15pF, S2 closed	300		3000	ns
Receiver Input to Output	t <sub>PLH</sub>	Figures 10 and 14, R <sub>DIFF</sub> = 54Ω, C <sub>L1</sub> = C <sub>L2</sub> = 100pF	250		2000	ns
	t <sub>PHL</sub>		250		2000	
t <sub>PLH</sub> - t <sub>PHL</sub>   Differential Receiver Skew	t <sub>SKD</sub>	Figures 10 and 14, R <sub>DIFF</sub> = 54Ω, C <sub>L1</sub> = C <sub>L2</sub> = 100pF		100		ns
Receiver Enable to Output Low	t <sub>ZL</sub>	Figures 9 and 15, C <sub>RL</sub> = 15pF, S1 closed		25	50	ns
Receiver Enable to Output High	t <sub>ZH</sub>	Figures 9 and 15, C <sub>RL</sub> = 15pF, S2 closed		25	50	ns
Receiver Disable Time from Low	t <sub>LZ</sub>	Figures 9 and 15, C <sub>RL</sub> = 15pF, S1 closed		25	50	ns
Receiver Disable Time from High	t <sub>HZ</sub>	Figures 9 and 15, C <sub>RL</sub> = 15pF, S2 closed		25	50	ns
Maximum Data Rate	f <sub>MAX</sub>	t <sub>PLH</sub> , t <sub>PHL</sub> < 50% of data period	250			kbps
Time to Shutdown	t <sub>SHDN</sub>	MAX483E/MAX487E (Note 5)	50	200	600	ns
Driver Enable from Shutdown to Output High	t <sub>ZH</sub> (SHDN)	MAX483E/MAX487E, Figures 11 and 13, C <sub>L</sub> = 100pF, S2 closed			2000	ns
Driver Enable from Shutdown to Output Low	t <sub>ZL</sub> (SHDN)	MAX483E/MAX487E, Figures 11 and 13, C <sub>L</sub> = 100pF, S1 closed			2000	ns
Receiver Enable from Shutdown to Output High	t <sub>ZH</sub> (SHDN)	MAX483E/MAX487E, Figures 9 and 15, C <sub>L</sub> = 15pF, S2 closed			2500	ns
Receiver Enable from Shutdown to Output Low	t <sub>ZL</sub> (SHDN)	MAX483E/MAX487E, Figures 9 and 15, C <sub>L</sub> = 15pF, S1 closed			2500	ns



# ±15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers


MAX481EMAX483EMAX485EMAX487E-MAX491EMAX1487E

## NOTES FOR ELECTRICAL/SWITCHING CHARACTERISTICS


- Note 1:** All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
- Note 2:** All typical specifications are given for  $V_{CC} = 5V$  and  $T_A = +25^\circ C$ .
- Note 3:** Supply current specification is valid for loaded transmitters when  $DE = 0V$ .
- Note 4:** Applies to peak current. See *Typical Operating Characteristics*.
- Note 5:** The MAX481E/MAX483E/MAX487E are put into shutdown by bringing  $\overline{RE}$  high and  $DE$  low. If the inputs are in this state for less than 50ns, the parts are guaranteed not to enter shutdown. If the inputs are in this state for at least 600ns, the parts are guaranteed to have entered shutdown. See *Low-Power Shutdown Mode* section.

## Typical Operating Characteristics

( $V_{CC} = 5V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)














# ±15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers

## Typical Operating Characteristics (continued)

(V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C, unless otherwise noted.)






## **±15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers**

### **Pin Description**

PIN			NAME	FUNCTION
MAX481E/MAX483E MAX485E/MAX487E MAX1487E	MAX488E MAX490E	MAX489E MAX491E		
1	2	2	RO	Receiver Output: If A > B by 200mV, RO will be high; if A < B by 200mV, RO will be low.
2	—	3	RE	Receiver Output Enable. RO is enabled when RE is low; RO is high impedance when RE is high.
3	—	4	DE	Driver Output Enable. The driver outputs, Y and Z, are enabled by bringing DE high. They are high impedance when DE is low. If the driver outputs are enabled, the parts function as line drivers. While they are high impedance, they function as line receivers if RE is low.
4	3	5	DI	Driver Input. A low on DI forces output Y low and output Z high. Similarly, a high on DI forces output Y high and output Z low.
5	4	6, 7	GND	Ground
—	5	9	Y	Noninverting Driver Output
—	6	10	Z	Inverting Driver Output
6	—	—	A	Noninverting Receiver Input and Noninverting Driver Output
—	8	12	A	Noninverting Receiver Input
7	—	—	B	Inverting Receiver Input and Inverting Driver Output
—	7	11	B	Inverting Receiver Input
8	1	14	VCC	Positive Supply: 4.75V ≤ VCC ≤ 5.25V
—	—	1, 8, 13	N.C.	No Connect—not internally connected

**MAX481E/MAX483E/MAX485E/MAX487E-MAX491E/MAX1487E**



## ±15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers




Figure 1. MAX481E/MAX483E/MAX485E/MAX487E/MAX1487E Pin Configuration and Typical Operating Circuit




Figure 2. MAX488E/MAX490E Pin Configuration and Typical Operating Circuit




Figure 3. MAX489E/MAX491E Pin Configuration and Typical Operating Circuit

# ±15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers

## Function Tables (MAX481E/MAX483E/MAX485E/MAX487E/MAX1487E)

Table 1. Transmitting

INPUTS			OUTPUTS	
RE	DE	DI	Z	Y
X	1	1	0	1
X	1	0	1	0
0	0	X	High-Z	High-Z
1	0	X	High-Z*	High-Z*

X = Don't care  
High-Z = High impedance  
\* Shutdown mode for MAX481E/MAX483E/MAX487E

Table 2. Receiving

INPUTS			OUTPUT
RE	DE	A-B	RO
0	0	$\geq +0.2V$	1
0	0	$\leq -0.2V$	0
0	0	Inputs open	1
1	0	X	High-Z*

X = Don't care  
High-Z = High impedance  
\* Shutdown mode for MAX481E/MAX483E/MAX487E

### Applications Information

The MAX481E, MAX483E, MAX485E, MAX487E, MAX1487E and MAX1487E are low-power transceivers for RS-485 and RS-422 communications. These "E" versions of the MAX481, MAX483, MAX485, MAX487-MAX491, and MAX1487 provide extra protection against ESD. The rugged MAX481E, MAX483E, MAX485E, MAX487E-MAX491E, and MAX1487E are intended for harsh environments where high-speed communication is important. These devices eliminate the need for transient suppressor diodes and the associated high capacitance loading. The standard (non-"E") MAX481, MAX483, MAX485, MAX487-MAX491, and MAX1487 are recommended for applications where cost is critical.

The MAX481E, MAX485E, MAX490E, MAX491E, and MAX1487E can transmit and receive at data rates up to 2.5Mbps, while the MAX483E, MAX487E, MAX488E, and MAX489E are specified for data rates up to 250kbps. The MAX488E-MAX491E are full-duplex transceivers, while the MAX481E, MAX483E, MAX487E, and MAX1487E are half-duplex. In addition, driver-enable (DE) and receiver-enable (RE) pins are included on the MAX481E, MAX483E, MAX485E, MAX487E, MAX489E, MAX491E, and MAX1487E. When disabled, the driver and receiver outputs are high impedance.

### ±15kV ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The driver outputs and receiver inputs have extra protection against static electricity. Maxim's engi-

neers developed state-of-the-art structures to protect these pins against ESD of ±15kV without damage. The ESD structures withstand high ESD in all states: normal operation, shutdown, and powered down. After an ESD event, Maxim's MAX481E, MAX483E, MAX485E, MAX487E-MAX491E, and MAX1487E keep working without latchup.

ESD protection can be tested in various ways; the transmitter outputs and receiver inputs of this product family are characterized for protection to ±15kV using the Human Body Model.

Other ESD test methodologies include IEC10004-2 contact discharge and IEC1000-4-2 air-gap discharge (formerly IEC801-2).

### ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test set-up, test methodology, and test results.


### Human Body Model

Figure 4 shows the Human Body Model, and Figure 5 shows the current waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a 1.5kΩ resistor.

### IEC1000-4-2

The IEC1000-4-2 standard covers ESD testing and performance of finished equipment; it does not specifically refer to integrated circuits (Figure 6).

MAX481E/MAX483E/MAX485E/MAX487E-MAX491E/MAX1487E





## ±15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers




Figure 4. Human Body ESD Test Model




Figure 5. Human Body Model Current Waveform




Figure 6. IFC1000-4-2 ESD Test Model




Figure 7. IFC1000-4-2 ESD Generator Current Waveform




Figure 8. Driver DC Test Load




Figure 9. Receiver Timing Test Load

Vertical text on the left margin, possibly a page number or reference code.

Top section of text, possibly a header or title area, containing several lines of illegible characters.

Main body of the document containing a large table with multiple columns and rows of illegible data.

Small text block located in the lower right quadrant of the page.

# ±15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers

MAX481E/MAX483E/MAX485E/MAX487E/MAX489E/MAX491E/MAX493E/MAX495E/MAX497E/MAX499E




Figure 10. Driver/Receiver Timing Test Circuit




Figure 11. Driver Timing Test Load




Figure 12. Driver Propagation Delays




Figure 13. Driver Enable and Disable Times (except MAX488E and MAX490E)




Figure 14. Receiver Propagation Delays




Figure 15. Receiver Enable and Disable Times (except MAX488E and MAX490E)

## ±15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers




Figure 16. Driver Output Waveform and FFT Plot of MAX485E/MAX490E/MAX491E/MAX1487E Transmitting a 150kHz Signal




Figure 17. Driver Output Waveform and FFT Plot of MAX483E/MAX487E-MAX489E Transmitting a 150kHz Signal

The major difference between tests done using the Human Body Model and IEC1000-4-2 is higher peak current in IEC1000-4-2, because series resistance is lower in the IEC1000-4-2 model. Hence, the ESD withstand voltage measured to IEC1000-4-2 is generally lower than that measured using the Human Body Model. Figure 7 shows the current waveform for the 6kV IEC1000-4-2 ESD contact-discharge test.

The air-gap test involves approaching the device with a charged probe. The contact-discharge method connects the probe to the device before the probe is energized.

### Machine Model

The Machine Model for ESD tests all pins using a 200pF storage capacitor and zero discharge resistance. Its objective is to emulate the stress caused by contact that occurs with handling and assembly during manufacturing. Of course, all pins require this protection during manufacturing—not just inputs and outputs. Therefore, after PC board assembly, the Machine Model is less relevant to I/O ports.

### MAX487E/MAX1487E: 128 Transceivers on the Bus

The 48k $\Omega$ , 1/4-unit-load receiver input impedance of the MAX487E and MAX1487E allows up to 128 transceivers on a bus, compared to the 1-unit load (12k $\Omega$  input impedance) of standard RS-485 drivers (32 transceivers maximum). Any combination of MAX487E/MAX1487E and other RS-485 transceivers with a total of 32 unit loads or less can be put on the bus. The MAX481E, MAX483E, MAX485E, and MAX488E-MAX491E have standard 12k $\Omega$  receiver input impedance.

### MAX483E/MAX487E/MAX488E/MAX489E: Reduced FMI and Reflections

The MAX483E and MAX487E-MAX489E are slew-rate limited, minimizing EMI and reducing reflections caused by improperly terminated cables. Figure 16 shows the driver output waveform and its Fourier analysis of a 150kHz signal transmitted by a MAX487E, MAX485E, MAX490E, MAX491E, or MAX1487E. High-frequency harmonics with large amplitudes are evident. Figure 17 shows the same information displayed for a MAX483E, MAX487E, MAX488E, or MAX489E transmitting under the same conditions. Figure 17's high-frequency harmonics have much lower amplitudes, and the potential for EMI is significantly reduced.

### Low-Power Shutdown Mode (MAX491E/MAX493E/MAX497E)

A low-power shutdown mode is initiated by bringing both RE high and DE low. The devices will not shut down unless both the driver and receiver are disabled. In shutdown, the devices typically draw only 0.5 $\mu$ A of supply current.

RE and DE may be driven simultaneously; the parts are guaranteed not to enter shutdown if RE is high and DE is low for less than 50ns. If the inputs are in this state for at least 600ns, the parts are guaranteed to enter shutdown.

For the MAX481E, MAX483E, and MAX487E, the tZH and tZL enable times assume the part was not in the low power shutdown state (the MAX495E, MAX499E-MAX491E, and MAX1487E can not be shut down). The tZH(SHDN) and tZL(SHDN) enable times assume the parts were shut down (see *Electrical Characteristics*).

## ±15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers




Figure 18. Receiver Propagation Delay Test Circuit

It takes the drivers and receivers longer to become enabled from the low-power shutdown state ( $t_{ZH}(SHDN)$ ,  $t_{ZL}(SHDN)$ ) than from the operating mode ( $t_{ZH}$ ,  $t_{ZL}$ ). (The parts are in operating mode if the RE, DE inputs equal a logical 0, 1 or 1, 1 or 0, 0.)

### Driver Output Protection

Excessive output current and power dissipation caused by faults or by bus contention are prevented by two mechanisms. A foldback current limit on the output stage provides immediate protection against short circuits over the whole common-mode voltage range (see *Typical Operating Characteristics*). In addition, a thermal shutdown circuit forces the driver outputs into a high impedance state if the die temperature rises excessively.

### Propagation Delay

Many digital encoding schemes depend on the difference between the driver and receiver propagation

delay times. Typical propagation delays are shown in Figures 19–22 using Figure 18's test circuit.

The difference in receiver delay times,  $t_{PLH} - t_{PHL}$ , is typically under 13ns for the MAX481E, MAX485E, MAX490E, MAX491E, and MAX1487E, and is typically less than 100ns for the MAX483E and MAX487E–MAX489E.

The driver skew times are typically 5ns (10ns max) for the MAX481E, MAX485E, MAX490E, MAX491E, and MAX1487E, and are typically 100ns (800ns max) for the MAX483E and MAX487E–MAX489E.

### Typical Applications

The MAX481E, MAX483E, MAX485E, MAX487E–MAX491E, and MAX1487E transceivers are designed for bidirectional data communications on multipoint bus transmission lines. Figures 25 and 26 show typical network application circuits. These parts can also be used as line repeaters, with cable lengths longer than 4000 feet.

To minimize reflections, the line should be terminated at both ends in its characteristic impedance, and stub lengths off the main line should be kept as short as possible. The slew-rate-limited MAX483E and MAX487E–MAX489E are more tolerant of imperfect termination. Bypass the VCC pin with 0.1μF.

### Isolated RS-485

For isolated RS-485 applications, see the MAX253 and MAX1480 data sheets.

### Line Length vs. Data Rate

The RS-485/RS-422 standard covers line lengths up to 4000 feet. Figures 23 and 24 show the system differential voltage for the parts driving 4000 feet of 26AWG twisted-pair wire at 110kHz into 100Ω loads.

MAX481E/MAX483E/MAX485E/MAX487E-MAX491E/MAX490E/MAX1487E

## ±15kV ESD-Protected, Slew-Rate-Limited, Low-Power, RS-485/RS-422 Transceivers




Figure 19. MAX481E/MAX485E/MAX490E/MAX1487E Receiver  $t_{PHL}$




Figure 20. MAX481E/MAX485E/MAX490E/MAX491E/MAX1487E Receiver  $t_{PLH}$




Figure 21. MAX483E/MAX487E-MAX489E Receiver  $t_{PHL}$




Figure 22. MAX483E/MAX487E-MAX489E Receiver  $t_{PLH}$




Figure 23. MAX481E/MAX485E/MAX490E/MAX491E/MAX1487E System Differential Voltage at 110kHz Driving 4000ft of Cable




Figure 24. MAX483E/MAX1487E-MAX489E System Differential Voltage at 110kHz Driving 4000ft of Cable

**±15kV ESD-Protected, Slew-Rate-Limited,  
Low-Power, RS-485/RS-422 Transceivers**

MAX481E/MAX483E/MAX485E/MAX487E/MAX1487E  
MAX488E/MAX489E/MAX490E/MAX491E/MAX491EMAX1487E




Figure 25. MAX481E/MAX483E/MAX485E/MAX487E/MAX1487E Typical Half-Duplex RS-485 Network




Figure 26. MAX488E-MAX491E Full-Duplex RS-485 Network

MAX481E/MAX483E/MAX485E/MAX487E/MAX488E/MAX489E/MAX490E/MAX491E/MAX1487E

**±15kV ESD-Protected, Slew-Rate-Limited,  
Low-Power, RS-485/RS-422 Transceivers**

**Ordering Information (continued)**

PART	TEMP. RANGE	PIN-PACKAGE
MAX483ECPA	0°C to +70°C	8 Plastic DIP
MAX483ECSA	0°C to +70°C	8 SO
MAX483EEPA	-40°C to +85°C	8 Plastic DIP
MAX483EESA	-40°C to +85°C	8 SO
MAX485ECPA	0°C to +70°C	8 Plastic DIP
MAX485ECSA	0°C to +70°C	8 SO
MAX485EEPA	-40°C to +85°C	8 Plastic DIP
MAX485EESA	-40°C to +85°C	8 SO
MAX487ECPA	0°C to +70°C	8 Plastic DIP
MAX487ECSA	0°C to +70°C	8 SO
MAX487EEPA	-40°C to +85°C	8 Plastic DIP
MAX487EESA	-40°C to +85°C	8 SO
MAX488ECPA	0°C to +70°C	8 Plastic DIP
MAX488ECSA	0°C to +70°C	8 SO
MAX488EEPA	-40°C to +85°C	8 Plastic DIP
MAX488EESA	-40°C to +85°C	8 SO

PART	TEMP. RANGE	PIN-PACKAGE
MAX489ECPD	0°C to +70°C	14 Plastic DIP
MAX489ECSA	0°C to +70°C	14 SO
MAX489ECPD	-40°C to +85°C	14 Plastic DIP
MAX489EESA	-40°C to +85°C	14 SO
MAX490ECPA	0°C to +70°C	8 Plastic DIP
MAX490ECSA	0°C to +70°C	8 SO
MAX490EEPA	-40°C to +85°C	8 Plastic DIP
MAX490EESA	-40°C to +85°C	8 SO
MAX491ECPD	0°C to +70°C	14 Plastic DIP
MAX491ECSA	0°C to +70°C	14 SO
MAX491ECPD	-40°C to +85°C	14 Plastic DIP
MAX491EESA	-40°C to +85°C	14 SO
MAX1487ECPA	0°C to +70°C	8 Plastic DIP
MAX1487ECSA	0°C to +70°C	8 SO
MAX1487EEPA	-40°C to +85°C	8 Plastic DIP
MAX1487EESA	-40°C to +85°C	8 SO

**Chip Information**


TRANSISTOR COUNT: 295

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

10 Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 95088 (408) 737-1000

© 1996 Maxim Integrated Products Printed USA MAXIM is a registered trademark of Maxim Integrated Products.





# LM386

## Low Voltage Audio Power Amplifier

### General Description

The LM386 is a power amplifier designed for use in low voltage consumer applications. The gain is internally set to 20 to keep external part count low, but the addition of an external resistor and capacitor between pins 1 and 8 will increase the gain to any value from 20 to 200.

The inputs are ground referenced while the output automatically biases to one-half the supply voltage. The quiescent power drain is only 24 milliwatts when operating from a 6 volt supply, making the LM386 ideal for battery operation.


### Features

- Battery operation
- Minimum external parts
- Wide supply voltage range: 4V–12V or 5V–18V
- Low quiescent current drain: 4mA
- Voltage gains from 20 to 200
- Ground referenced input
- Self-centering output quiescent voltage
- Low distortion: 0.2% ( $A_V = 20$ ,  $V_S = 6V$ ,  $R_L = 8\Omega$ ,  $P_O = 125mW$ ,  $f = 1kHz$ )
- Available in 8 pin MSOP package


### Applications

- AM-FM radio amplifiers
- Portable tape player amplifiers
- Intercoms
- TV sound systems
- Line drivers
- Ultrasonic drivers
- Small servo drivers
- Power converters

### Equivalent Schematic and Connection Diagrams



Small Outline,  
Molded Mini Small Outline,  
and Dual-In-Line Packages



Top View  
Order Number LM386M-1,  
LM386MM-1, LM386N-1,  
LM386N-3 or LM386N-4  
See NS Package Number  
M08A, MUA08A or N08E

## Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (LM386N-1, -3, LM386M-1)	15V
Supply Voltage (LM386N-4)	22V
Package Dissipation (Note 3) (LM386N)	1.25W
(LM386M)	0.73W
(LM386MM-1)	0.595W
Input Voltage	±0.4V
Storage Temperature	-65°C to +150°C
Operating Temperature	0°C to +70°C
Junction Temperature	+150°C
Soldering Information	

Dual-In-Line Package	
Soldering (10 sec)	+260°C
Small Outline Package (SOIC and MSOP)	
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	+220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Thermal Resistance	
$\theta_{JC}$ (DIP)	37°C/W
$\theta_{JA}$ (DIP)	107°C/W
$\theta_{JC}$ (SO Package)	35°C/W
$\theta_{JA}$ (SO Package)	172°C/W
$\theta_{JA}$ (MSOP)	210°C/W
$\theta_{JC}$ (MSOP)	56°C/W

## Electrical Characteristics (Notes 1, 2)

$T_A = 25^\circ\text{C}$

Parameter	Conditions	Min	Typ	Max	Units
Operating Supply Voltage ( $V_S$ )					
LM386N-1, -3, LM386M-1, LM386MM-1		4		12	V
LM386N-4		5		18	V
Quiescent Current ( $I_Q$ )	$V_S = 6V, V_{IN} = 0$		4	8	mA
Output Power ( $P_{OUT}$ )					
LM386N-1, LM386M-1, LM386MM-1	$V_S = 6V, R_L = 8\Omega, THD = 10\%$	250	325		mW
LM386N-3	$V_S = 9V, R_L = 8\Omega, THD = 10\%$	500	700		mW
LM386N-4	$V_S = 16V, R_L = 32\Omega, THD = 10\%$	700	1000		mW
Voltage Gain ( $A_V$ )	$V_S = 6V, f = 1\text{ kHz}$ 10 $\mu\text{F}$ from Pin 1 to 8		26 46		dB dB
Bandwidth (BW)	$V_S = 6V$ , Pins 1 and 8 Open		300		kHz
Total Harmonic Distortion (THD)	$V_S = 6V, R_L = 8\Omega, P_{OUT} = 125\text{ mW}$ $f = 1\text{ kHz}$ , Pins 1 and 8 Open		0.2		%
Power Supply Rejection Ratio (PSRR)	$V_S = 6V, f = 1\text{ kHz}, C_{BYPASS} = 10\ \mu\text{F}$ Pins 1 and 8 Open, Referred to Output		50		dB
Input Resistance ( $R_{IN}$ )			50		k $\Omega$
Input Bias Current ( $I_{BIAS}$ )	$V_S = 6V$ , Pins 2 and 3 Open		250		nA

Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.

Note 3: For operation in ambient temperatures above 25°C, the device must be derated based on a 150°C maximum junction temperature and 1) a thermal resistance of 107°C/W junction to ambient for the dual-in-line package and 2) a thermal resistance of 170°C/W for the small outline package.

## Application Hints

### GAIN CONTROL

To make the LM386 a more versatile amplifier, two pins (1 and 8) are provided for gain control. With pins 1 and 8 open the 1.35 k $\Omega$  resistor sets the gain at 20 (26 dB). If a capacitor is put from pin 1 to 8, bypassing the 1.35 k $\Omega$  resistor, the gain will go up to 200 (46 dB). If a resistor is placed in series with the capacitor, the gain can be set to any value from 20 to 200. Gain control can also be done by capacitively coupling a resistor (or FET) from pin 1 to ground.

Additional external components can be placed in parallel with the internal feedback resistors to tailor the gain and frequency response for individual applications. For example, one can compensate poor speaker bass response by frequency shaping the feedback path. This is done with a series capacitor from pin 1 to 5 (paralleling the internal 15 k $\Omega$  resistor). For a 6 dB effective bass boost:  $R = 15$  k $\Omega$ , the lowest value for good stable operation is  $R = 10$  k $\Omega$  if pin 8 is open. If pins 1 and 8 are bypassed then  $R$  as low as 2 k $\Omega$  can be used. This restriction is because the amplifier is only compensated for closed-loop gains greater than 9.


### INPUT BIASING

The schematic shows that both inputs are biased to ground with a 50 k $\Omega$  resistor. The base current of the input transistors is about 250 nA, so the inputs are at about 12.5 mV when left open. If the dc source resistance driving the LM386 is higher than 250 k $\Omega$  it will contribute very little additional offset (about 2.5 mV at the input, 50 mV at the output). If the dc source resistance is less than 10 k $\Omega$ , then shorting the unused input to ground will keep the offset low (about 2.5 mV at the input, 50 mV at the output). For dc source resistances between these values we can eliminate excess offset by putting a resistor from the unused input to ground, equal in value to the dc source resistance. Of course all offset problems are eliminated if the input is capacitively coupled.


When using the LM386 with higher gains (bypassing the 1.35 k $\Omega$  resistor between pins 1 and 8) it is necessary to bypass the unused input, preventing degradation of gain and possible instabilities. This is done with a 0.1  $\mu$ F capacitor or a short to ground depending on the dc source resistance on the driven input.

# Typical Performance Characteristics


**Quiescent Supply Current vs Supply Voltage**




**Power Supply Rejection Ratio (Referred to the Output) vs Frequency**




**Peak-to-Peak Output Voltage Swing vs Supply Voltage**




**Voltage Gain vs Frequency**




**Distortion vs Frequency**




**Distortion vs Output Power**




**Device Dissipation vs Output Power—4Ω Load**



**Device Dissipation vs Output Power—8Ω Load**




**Device Dissipation vs Output Power—16Ω Load**




Typical Applications


Amplifier with Gain = 20  
Minimum Parts




Amplifier with Gain = 200




Amplifier with Gain = 50




Low Distortion Power Wienbridge Oscillator



Amplifier with Bass Boost




Square Wave Oscillator




## Typical Applications (Continued)

### Frequency Response with Bass Boost



DS006976-10

### AM Radio Power Amplifier



DS006976-11

Note 4: Twist Supply lead and supply ground very tightly.


Note 5: Twist speaker lead and ground very tightly.

Note 6: Ferrite bead in Ferroxcube K5-001-001/3B with 3 turns of wire.

Note 7: R1C1 band limits input signals.

Note 8: All components must be spaced very closely to IC.





**Physical Dimensions** inches (millimeters) unless otherwise noted



**SO Package (M)**  
**Order Number LM386M-1**  
**NS Package Number M08A**




**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



**8-Lead (0.118" Wide) Molded Mini Small Outline Package**  
**Order Number LM386MM-1**  
**NS Package Number MUA08A**

MUA08A (REV B)

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)



**Dual-In-Line Package (N)**  
**Order Number LM386N-1, LM386N-3 or LM386N-4**  
**NS Package Number N08E**

N08E (REV F)

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

**National Semiconductor Corporation Americas**  
 Tel: 1-800-272-9959  
 Fax: 1-800-737-7018  
 Email: support@nsc.com  
 www.national.com

**National Semiconductor Europe**  
 Fax: +49 (0) 180-530 85 86  
 Email: europe.support@nsc.com  
 Deutsch Tel: +49 (0) 69 9508 6208  
 English Tel: +44 (0) 870 24 0 2171  
 Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor Asia Pacific Customer Response Group**  
 Tel: 65-2544466  
 Fax: 65-2504466  
 Email: ap.support@nsc.com

**National Semiconductor Japan Ltd.**  
 Tel: 81-3-5639-7560  
 Fax: 81-3-5639-7507

does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.