

SKRIPSI

PERANCANGAN DAN PEMBUATAN GENERATOR SINYAL UNTUK SISTEM PENGUJI RANGKAIAN ELEKTRONIK BERBASIS MICROKONTROLLER AT89C51



Disusun Oleh :
DIDI AFFANDI
NIM. 98.17.006

**JURUSAN TEKNIK ELEKTRO S-1
KONSENTRASI TEKNIK ELEKTRONIKA
FAKULTAS TEKNOLOGI INDUSTRI
INSTITUT TEKNOLOGI NASIONAL MALANG
2010**

LEMBAR PERSETUJUAN
PERANCANGAN DAN PEMBUATAN SISTEM
PENGUJI RANGKAIAN ELEKTRONIK PENGUAT
SINYAL AUDIO BERBASIS PC

SKRIPSI

*Diajukan Sebagai Salah Satu Syarat Untuk Memperoleh Gelar Sarjana Teknik Pada
Jurusan Teknik Elektro S-1 Konsentrasi Teknik Elektronika*

Disusun Oleh :

DIDI AFFANDI

NIM : 98.17.006

Diperiksa dan Disetujui

Dosen Pembimbing I


Ir. F. Yudi Limpraptono, MT
NIP.Y.1039500274

Mengetahui

Ketua Jurusan Teknik Elektro S-1




Ir. F. Yudi Limpraptono, MT
NIP.Y.1039500274

JURUSAN TEKNIK ELEKTRO S-1
KONSENTRASI TEKNIK ELEKTRONIKA
FAKULTAS TEKNOLOGI INDUSTRI
INSTITUT TEKNOLOGI NASIONAL
MALANG
2010



INSTITUT TEKNOLOGI NASIONAL MALANG
FAKULTAS TEKNOLOGI INDUSTRI
JURUSAN TEKNIK ELEKTRO S-1
Jl. Raya Karanglo Km.2
Malang

BERITA ACARA UJIAN SKRIPSI

Nama : DIDI AFFANDI
N.I.M : 98.17.006
Jurusan : TEKNIK ELEKTRO S-1
Konsentrasi : TEKNIK ELEKTRONIKA S-1
Judul Skripsi : PERANCANGAN DAN PEMBUATAN GENERATOR SINYAL
UNTUK SISTEM PENGUJI RANGKAIAN ELEKTRONIK
BERBASIS MICROKONTROLLER AT89C51

Dipertahankan dihadapan Majelis Penguji Skripsi Jenjang Strata Satu (S-1)
pada :

Hari : Senin
Tanggal : 23 Maret 2009
Dengan Nilai : 74 (B+) *84*

Panitia Majelis Penguji :


Ketua
[Signature]
Ir. Sidik Noertjahjono, MT
NIP.Y. 1028700163

Sekretaris
[Signature]
Ir. F. Yudi Limpraptono, MT
NIP.Y. 1039500274

Anggota Penguji :

Penguji Pertama
[Signature]
Joseph Dedy Irawan, ST, MT
NIP. 132315178

Penguji Kedua
[Signature]
Setyohadi, ST
NIP.Y. 1039700309



INSTITUT TEKNOLOGI NASIONAL MALANG
FAKULTAS TEKNOLOGI INDUSTRI
JURUSAN TEKNIK ELEKTRO S-1
Jl. Raya Karanglo Km.2
Malang

FOMULIR PERBAIKAN SKRIPSI

Nama : Didi Affandi
NIM : 98.17.006
Masa Bimbingan : 20 Desember 2008 – 20 Juni 2009
Judul Skripsi : PERANCANGAN DAN PEMBUATAN GENERATOR
SINYAL UNTUK SISTEM PENGUJI RANGKAIAN
ELEKTRONIK BERBASIS MIKROKONTROLLER AT89C51

NO.	TANGGAL	URAIAN	PARAF
1	23 MARET 2009	DESAIN TABEL, DARI MANA?	
2	23 MARET 2009	FREKWENSI YANG DIINGINKAN (DIHITUNG)	
3	23 MARET 2009	ERROR (DIBANDINGKAN DENGAN BAB III)	

Disetujui,
Penguji I

Joseph Dedy Irawan, ST, MT
NIP. 132315178

Mengetahui,

Dosen Pembimbing

Ir. F. Yudi Limpraptono, MT
NIP.Y. 1039500274

KATA PENGANTAR

Puji syukur penulis panjatkan kehadirat ALLAH SWT, karena berkat Rahmat dan Hidayah-Nya skripsi dan tugas akhir ini dapat selesai dengan baik.

Pada awal pelaksanaan sampai pada penyelesaian skripsi ini, penulis telah banyak memperoleh bimbingan, bantuandan saran yang sangat bermanfaat, baik secara moril maupun materiil dari berbagai pihak. Untuk itu pada kesempatan ini penulis ingin menyampaikan ucapan terima kasih kepada :

1. Prof. Dr. Ir. Abraham Lommi, MSEE, selaku Rektor Institut Teknologi Nasional Malang.
 2. Bapak Ir. Sidik Noertjahjono, MT, selaku Dekan Fakultas Teknologi Industri Institut Teknologi Nasional Malang.
 3. Bapak Ir. F Yudi Limpraptono, MT, selaku Ketua Jurusan Teknik Elektro Institut Teknologi Nasional Malang.
 4. Bapak Ir. F Yudi Limpraptono, MT, selaku dosen pembimbing, yang telah banyak meluangkan waktu, pikiran, arahan dan tuntunan yang progresif dalam penyusunan skripsi ini.
 5. Bapak Ismail Yusuf Nahkoda, MT, selaku Sekretaris Jurusan Teknik Elektro Institut Teknologi Nasional Malang.
 6. Seluruh rekan-rekan yang telah membantu penulis dalam penyelesaian skripsi ini.
-

Akhirnya penulis menyadari bahwa skripsi ini masih ada kekurangan. Kekurangan, namun demikian penulis mengharapkan pandangan-pandangan dan saran-saran untuk menyempurnakan dalam pembuatan alat serta penulisan skripsi ini, baik dari pihak mahasiswa Institut Teknologi Nasional Malang, maupun dari pihak lain yang menggunakan skripsi ini sebagai bahan acuan dan referensi.

Semoga ALLAH SWT, selalu melimpahkan Taufik dan Hidayah-Nya kepada semua pihak yang telah membantu dalam penyusunan skripsi ini.

Malang, Maret 2010

Penulis

ABSTRAK

Penulis : DIDI AFFANDI
NIM : 98.17.006

PERANCANGAN DAN PEMBUATAN GENERATOR SINYAL UNTUK SISTEM PENGUJI RANGKAIAN ELEKTRONIK BERBASIS MIKROKONTROLLER AT89C51

Generator sinyal merupakan salah satu kunci peralatan penting karena fungsinya sebagai pembangkit sinyal. DDS (direct digital synthesis) dapat digunakan untuk membuat function generator dengan harga yang murah dan ukuran yang kecil. Penyusunan skripsi ini bertujuan untuk mendapatkan perancangan dan pembuatan generator sinyal untuk sistem pengujian rangkaian elektronik berbasis mikrokontroler AT89C51.

Penyusunan skripsi dilakukan dengan merancang dan membuat generator sinyal untuk sistem pengujian rangkaian elektronik berbasis mikrokontroler AT89C51. Perancangan dan pembuatan meliputi hardware dan software. Hardware meliputi komponen pembangkit sinyal berbasis DDS (Direct Digital Synthesis), keypad, DAC R2R tipe ladder. Bahasa pemrograman yang digunakan di komputer adalah bahasa Delphi. Hasil pembuatan alat diuji coba untuk mengetahui kinerja sistem yang telah dirancang. Uji coba dilakukan dengan melakukan pengujian terhadap rangkaian elektronik.

Hasil pengujian menunjukkan bahwa sistem dapat bekerja dengan baik. Rangkaian DAC sudah akurat, tetapi hasil pengukuran menunjukkan tingkat error rata-rata 0,08%. Dari hasil pengujian alat, bentuk gelombang sinusoidal masih belum sempurna karena tidak melalui proses filter. Karena keterbatasan mikrokontroler AT89C51, sistem ini hanya akurat untuk frekuensi tertentu. Generator sinyal untuk sistem pengujian rangkaian elektronik berbasis mikrokontroler AT89C51 telah berfungsi tetapi masih memerlukan penyempurnaan lebih lanjut.

DAFTAR ISI

LEMBAR PERSETUJUAN	i
KATA PENGANTAR	ii
ABSTRAK	iii
DAFTAR ISI	iv
DAFTAR GAMBAR	v
DAFTAR TABEL	vi
BAB I PENDAHULUAN	1
1.1. Latar Belakang	1
1.2. Rumusan Masalah	2
1.3. Batasan Masalah	2
1.4. Tujuan	2
1.5. Manfaat	3
1.6. Sistematika Penulisan	3
BAB II TINJAUAN PUSTAKA	5
2.1. Pendahuluan	5
2.2. Pembangkitan Sinyal	5
2.3. Direct Digital Synthesis	6
2.4. Prinsip Dasar DDS	8
2.5. Penggunaan Memori DDS	9
2.6. Mikrokontroler AT89C51	10
2.6.1. Arsitektur AT89C51	10

2.6.2. Konfigurasi Pin	13
2.6.3. Program Memori	16
2.6.4. PSW (Program Status Word) Register	17
2.6.5. Oscillator	18
2.6.6. Interupsi	19
2.5.7. Timer/Counter	20
2.7. Digital Analog Converter	23
BAB III PERENCANAAN DAN PEMBUATAN ALAT	24
3.1. Pendahuluan	24
3.2. Blok Diagram Sistem	24
3.2. Perencanaan Perangkat Keras	26
3.2.1. Perencanaan Mikrokontroller AT89C51	26
3.2.1.1. Sistem Minimum Mikrokontroller AT89C51	26
3.2.1.2. Koneksi Dengan CPU	26
3.2.1.3. Timing Diagram	27
3.3. Perencanaan DAC	29
3.3. Perencanaan Perangkat Lunak	30
BAB IV PENGUJIAN SISTEM	32
4.1. Pengujian Rangkaian DAC R2R	32
4.2. Pengujian Rangkaian <i>Function Generator</i>	36
4.3. Output Frekuensi	38
4.4. Output Waktu	39
4.5. Analisa	41

BAB V KESIMPULAN DAN SARAN	42
5.1. Kesimpulan	42
5.2. Saran	42
DAFTAR PUSTAKA	43

DAFTAR GAMBAR

Gambar 2.1 : Contoh tampilan DDS	7
Gambar 2.2 : Skema DDS sederhana	8
Gambar 2.3 : Pembangkitan gelombang sinus 21 MHz dengan DDS	9
Gambar 2.4: Mikrokontroller AT89C51	10
Gambar 2.5: Arsitektur mikrokontroller AT89C51	11
Gambar 2.6: Blok diagram AT89C51	12
Gambar 2.8 : Program memori AT89C51	16
Gambar 2.9: Data memori AT89C51	17
Gambar 2.10 : PSW register	18
Gambar 2.11 : Koneksi oscillator	18
Gambar 2.12 : Rangkaian R-2R	23
Gambar 3.1 : Blok diagram sistem	24
Gambar 3.2 : Penggunaan oscillator on-chip	26
Gambar 3.3 : Koneksi oscillator	27
Gambar 3.4 : Konfigurasi clock drive eksternal	27
Gambar 3.5 : Tahapan kondisi mikrokontroller AT89C51	28
Gambar 3.6 : Siklus yang dieksekusi dari program memory eksternal	29
Gambar 3.7 : Skema rangkaian DAC N bit	30
Gambar 3.8 : Flow chart mikrokontroller untuk DDS	31
Gambar 4.1 : Rangkaian Pengujian DAC R2R	33
Gambar 4.2 : Grafik sinus teoritis	37

Gambar 4.3 : Output 86 Hz	38
Gambar 4.4 : Output 300 Hz	38
Gambar 4.5 : Output 600 Hz	39
Gambar 4.6 : Output waktu rendah	39
Gambar 4.7: Output waktu sedang	40
Gambar 4.8 : Output waktu tinggi	40
Gambar 4.9 : Foto alat	41

BAB I

PENDAHULUAN

1.1. Latar Belakang

Pemakaian teknologi elektronika sangat luas dalam kehidupan manusia sehari-hari, baik di skala rumah tangga maupun di dunia industri. Salah satu teknologi elektronika yang berkembang pesat saat ini adalah teknologi sinyal audio. Sinyal audio banyak digunakan di bidang telekomunikasi seperti telepon, pertelevisian, radio dan lain-lain.

Generator sinyal merupakan salah satu kunci peralatan penting karena fungsinya sebagai pembangkit sinyal. Di dunia elektronik *function generator* sudah tidak asing lagi. Akan tetapi karena harganya sangat mahal. DDS (*direct digital synthesis*) dapat digunakan untuk membuat *function generator* dengan harga yang murah dan ukuran yang kecil.

System DDS (*Direct Digital Synthesizer*) merupakan sebuah teknik pemrosesan data digital untuk membangkitkan frekuensi secara langsung. Inti dari system ini adalah arsitektur akumulator dengan resolusi mencapai mili Hertz dan frekuensi sinyal yang dihasilkan dapat diatur tergantung dari sinyal frekuensi referensi dan metode perancangan. Keluaran sistem DDS yang diproses oleh Mikrokontroler berupa sinyal digital kemudian menjadi masukan untuk DAC (*D/A converter*) untuk menghasilkan sinyal sinusoidal, kotak dan segi tiga yang sempurna.

2. Rumusan Masalah

Rumusan masalah dalam penyusunan skripsi ini adalah bagaimana perancangan dan pembuatan generator sinyal untuk sistem pengujian rangkaian elektronik berbasis mikrokontroler AT89C51.

3. Tujuan

Tujuan penyusunan skripsi ini adalah merancang dan membuat generator sinyal untuk sistem pengujian rangkaian elektronik berbasis mikrokontroler AT89C51.

4. Batasan Masalah

Agar penyusunan skripsi ini lebih terarah maka perlu dilakukan pembatasan masalah. Adapun batasan masalahnya dalam hal ini adalah :

1. Mikrokontroler yang digunakan adalah mikrokontroler AT89C51.
2. Generator sinyal yang dirancang adalah generator sinyal berbasis Direct Digital Synthesis (DDS).
3. Input data yang digunakan dalam pengujian sistem berbentuk sinyal audio.
4. Tidak membahas rangkaian elektronika yang diuji.

1.5. Metode Penelitian

Metode penyusunan skripsi ini adalah :

1. Studi literatur untuk mendapatkan teori-teori yang sesuai.

Yaitu aktivitas mengumpulkan referensi atau teori-teori yang sesuai dari buku-buku atau sumber internet.

2. Perancangan generator sinyal.

Dalam hal ini dibahas tentang langkah-langkah perancangan sistem, blok diagram dan spesifikasi komponen sistem.

3. Pembuatan alat.

Yaitu aktivitas pembuatan sistem yang telah dirancang.

4. Pengujian sistem.

Yaitu aktivitas pengujian sistem untuk mendapatkan kinerja sistem yang telah dibuat.

5. Kesimpulan.

Yaitu ringkasan seluruh hasil perancangan, pembuatan dan pengujian sistem.

1.6. Sistematika Penulisan

Sistematika penulisan skripsi ini adalah :

BAB I PENDAHULUAN

Membahas tentang latar belakang, rumusan masalah, tujuan, batasan masalah dan sistematika penulisan.

BAB II TINJAUAN PUSTAKA

Membahas teori-teori yang bersesuaian dengan topik skripsi ini.

BAB III PERANCANGAN, PEMBUATAN DAN PENGUJIAN ALAT

Membahas proses perencanaan, pembuatan dan pengujian alat.

BAB IV PENGUJIAN SISTEM

Membahas kinerja alat yang telah dirancang dan dibuat serta dianalisa berdasarkan hasil yang diperoleh.

BAB V KESIMPULAN

Yaitu ringkasan hasil perancangan, pembuatan dan pengujian alat.

DAFTAR TABEL

Tabel 2.1 : Fungsi khusus port 3 mikrokontroller AT89C51	15
Tabel 2.2 : Nilai RS0 dan RS1	18
Tabel 2.3 : Interrupt Enable Register	19
Tabel 2.4 : Interrupt Priority Register	20
Tabel 2.5 : Pengaturan TMOD	21
Tabel 2.6 : Timer/Counter 0 digunakan sebagai Timer	22
Tabel 2.7 : Timer/Counter 0 digunakan sebagai Counter	22
Tabel 2.8 : Timer/Counter 1 digunakan sebagai Timer	22
Tabel 2.9 : Timer/Counter 1 digunakan sebagai Counter	22
Tabel 4.1: Data Pengujian Rangkaian Konversi DAC R2R	35
Tabel 4.2 : Input grafik sinus	37

BAB II

TINJAUAN PUSTAKA

2.1. Pendahuluan

Bab ini menjelaskan tentang pembangkitan sinyal, Direct Digital Synthesis, Mikrokontroler AT89C51 dan DAC R2R ladder.

2.2. Pembangkitan Sinyal

Sinyal merupakan bentuk input yang banyak dibutuhkan dalam dunia elektronik misalnya media telekomunikasi. Hal ini menyebabkan perkembangan peralatan yang berfungsi sebagai pembangkit sinyal. Pembangkitan sinyal merupakan salah satu aplikasi teknik elektronik yang banyak digunakan.

Pembangkit sinyal (*signal generator*) adalah instrumen elektronik yang menghasilkan gelombang sinus yang kontinu. Instrumen ini juga sering disebut sebagai *test signal generator*, *tone generator* untuk peralatan audio, pembangkit gelombang atau pembangkit frekuensi.

Gelombang yang dibangkitkan dapat berupa gelombang analog maupun gelombang digital. Instrumen ini umumnya digunakan untuk perencanaan, pengujian, *troubleshooting*, dan perbaikan komponen elektronik. Sebuah oscillator elektronik digunakan untuk membentuk gelombang yang dibangkitkan. Gelombang yang umum digunakan adalah gelombang sinus. Jenis-jenis gelombang lain yang juga digunakan adalah segitiga atau kotak.

2.3. Direct Digital Synthesis


Direct Digital Synthesis adalah sinyal generator tipe function yang banyak digunakan saat ini. Generator sinyal ini merupakan suatu metode untuk menghasilkan gelombang berbentuk analog (umumnya gelombang sinus) dengan cara membangkitkan sebuah sinyal berbasis perubahan waktu dalam bentuk digital dan kemudian diproses dengan sebuah konverter digital ke analog (Digital Analog Converter = DAC). DDS juga sering disebut sebagai oscilator yang dikontrol secara numerik atau disingkat NCO (*numerically controlled oscilator*)

DDS pada awal perkembangannya hanya terbatas pada pengaturan amplitudo dan frekuensi sebuah gelombang sinus. DDS memberikan peluang untuk dikembangkan dalam aplikasi yang lebih luas. Saat ini, generator sinyal berbasis DDS memungkinkan untuk didesain dalam area frekuensi yang lebih luas, level output yang terkalibrasi, variasi bentuk gelombang, mode modulasi, koneksi dengan komputer dan lain-lain.

System DDS (*Direct Digital Synthesizer*) merupakan sebuah teknik pemrosesan data digital untuk membangkitkan frekuensi secara langsung. Inti dari system ini adalah arsitektur akumulator dengan resolusi mencapai mili Hertz dan frekuensi sinyal yang dihasilkan dapat diatur tergantung sinyal frekuensi referensi dan metode perancangan. Keluaran sistem DDS yang diproses oleh mikrokontroler berupa sinyal digital kemudian menjadi masukan untuk DAC (*D/A converter*) untuk menghasilkan sinyal sinusoidal, kotak dan segi tiga yang sempurna.

Semua parameter kontrol sistem DDS berada dalam bentuk besaran digital. Sistem DDS pada dasarnya terdiri atas akumulator fasa, LUT (*Look Up Table*), dan osilator sebagai pembangkit frekuensi referensi (*clock*). Sedangkan DAC (*digital to Analog Converter*) merupakan komponen-komponen penunjang sistem DDS.


Kelebihan penggunaan sistem DDS adalah Karakteristik sistem DDS itu sendiri, dimana keutamaan dari sistem ini adalah memiliki *settling time* / kecepatan yang cepat dan memiliki resolusi frekuensi yang halus terhadap frekuensi keluaran, operasi atas suatu spektrum frekuensi yang lebar dan dengan kemajuan dalam disain teknologi proses, serta sangat ringkas dan membutuhkan sedikit daya. Sehingga sangat memungkinkan sistem DDS bisa lebih dikembangkan untuk disain alat yang berkaitan dengan aplikasi-aplikasi *frequency hopping* serta sistem-sistem yang berkaitan dengan peralatan pemancar radio, TV, peralatan test, dan lain-lain.



Gambar 2.1 : Contoh tampilan DDS [11]

2.4. Prinsip Dasar DDS

Secara sederhana, sebuah DDS dapat digambarkan sebagai sebuah sistem yang terdiri dari sebuah penunjuk waktu referensi yang presisi (*precision reference clock*), sebuah penghitung alamat (*address counter*), sebuah PROM (*programmable read only memory*) dan sebuah konverter digital ke analog (*D/A converter*). Sistem ini dapat dilihat pada gambar berikut ini :



Gambar 2.2 : Skema DDS sederhana [1]


Dari gambar di atas, informasi amplitudo digital yang berhubungan dengan sebuah gelombang sinus disimpan dalam PROM. PROM dalam hal ini berfungsi sebagai tabel penyimpan gelombang sinus tersebut. *Address counter* mengakses setiap lokasi memori PROM dan isinya (dalam hal ini gelombang sinus) dan ditampilkan ke konverter digital ke analog. Konverter ini selanjutnya membangkitkan sebuah gelombang sinus sebagai respon terhadap input digital dari PROM. Frekuensi keluaran dari sistem DDS di atas tergantung pada :

1. Frekuensi *reference clock*.
2. Ukuran gelombang sinus yang diprogram ke dalam PROM.

Frekuensi output hanya dapat dirubah dengan merubah frekuensi *reference clock* atau dengan memprogram ulang PROM.

2.5. Penggunaan Memori DDS

Generator fungsi (*function generator*) menggunakan DDS untuk membangkitkan sinyal periodik pada frekuensi tertentu dengan memilih sampel dari memori daripada membangkitkan semua sampel dari sebuah gelombang. Kebalikannya, pembangkit gelombang arbitari (*arbitrary waveform generator* = AWG) membangkitkan setiap sampel sebuah gelombang yang tersimpan ke dalam memori. Sementara AWG memperbolehkan penggunaanya untuk mendefinisikan secara khusus sebuah gelombang yang sedang dibangkitkan, terdapat batasan dalam keakuratan frekuensi yang dapat dicapai, khususnya pada frekuensi tinggi. Ilustrasi bagaimana sebuah generator fungsi dapat membangkitkan sebuah gelombang sinus 21 MHz dapat dilihat pada gambar 2.3, meskipun frekuensinya bukan merupakan jumlah langsung dari kecepatan sampelnya.



Gambar 2.3 : Pembangkitan gelombang sinus 21 MHz dengan DDS [6]

Dari gambar di atas terlihat bahwa frekuensi gelombang sinusnya bukan merupakan pembagi dari kecepatan sampelnya. Akibatnya, membangkitkan gelombang tersebut akan sulit dengan menggunakan AWG pada 1,00 MS/s. Generator fungsi menggunakan DDS untuk menyimpan 16.384 sampel

gelombang dalam memori. Untuk setiap siklus waktu, sampel yang sesuai dipilih dari tabel memori dan kemudian dibangkitkan. Hasilnya, sebuah sinyal dapat dibangkitkan pada frekuensi yang akurat bersamaan dengan pengirimannya ke konverter digital-analog (DAC) dengan frekuensi konstan sebesar 100 MHz.

2.6. Mikrokontroller AT89C51


Mikrokontroller AT89C51 ialah mikrokomputer CMOS 8 bit dengan 4KB *Flash Programmable dan Erasable Read Only Memory* (PEROM). Mikrokontroller berteknologi memori *non volatile* kerapatan tinggi dari Atmel ini kompatibel dengan mikrokontroller standar industri MCS-51 (seperti mikrokontroller 8031 yang terkenal dan banyak digunakan beberapa waktu lalu) baik pin kaki IC maupun set instruksinya serta harganya yang cukup murah.



Gambar 2.4: Mikrokontroller AT89C51 [4]

AT89C51 mempunyai memori yang terdiri dari RAM internal 128 byte dengan alamat 00H-7FH dapat diakses menggunakan RAM address register. RAM ini terdiri dari *Register Banks* dengan 8 buah register (R0-R7). Memori lain yaitu 21 buah *Special Function Register* dimulai dari alamat 80H-FFH. RAM ini beda lokasi dengan Flash PEROM dengan alamat 000H -7FFH.

2.6.1. Arsitektur AT89C51



Gambar 2.5: Arsitektur mikrokontroler AT89C51 [10]

Untuk penghematan power dalam CMOS, mikrokontroler Flash Atmel memiliki 2 software untuk mengatur power mode yaitu :


1. Idle mode.

CPU dimatikan sementara RAM dan peripheral chip lainnya tetap beroperasi. Dalam mode ini, arus listrik berkurang sekitar 15% dibanding jika CPU dalam kondisi aktif.

2. Power down mode.

Semua chip tidak diaktifkan sementara chip RAM tetap menahan data. Dalam mode ini, peralatan memerlukan kurang dari 15 μA dan bahkan dapat serendah 0,6 μA .

Sebagai tambahan, peralatan ini didesain menggunakan logika statis yang tidak memerlukan clocking terus-menerus. Frekuensi clock dapat dipelankan atau bahkan dihentikan sementara menunggu untuk aktivitas internal.



Gambar 2.6: Blok diagram AT89C51 [10]

Mikrokontroller AT89C51 memiliki ciri standar sebagai berikut :

1. Flash 4K bytes.
2. RAM 128 bytes

3. 32 I/O lines
4. Dua buah timer/counter 16-bit
5. Interupsi 2 level sebanyak 5 vektor.
6. Full duplex serial port.
7. On-chip ascilator dan clock circuitry.

Sebagai tambahan, mikrokontroller ini didesain dengan logika statis untuk operasi sampai frekuensi nol dan mendukung dua perangkat lunak yang dipilih dalam kondisi *power saving mode*. Idle Mode dapat menghentikan CPU sementara RAM, timer/counter, serial port dan sistem interupsi tetap berfungsi.

2.6.2. Konfigurasi Pin

P1.0	1	40	VCC
P1.1	2	39	P0.0 (AD0)
P1.2	3	38	P0.1 (AD1)
P1.3	4	37	P0.2 (AD2)
P1.4	5	36	P0.3 (AD3)
P1.5	6	35	P0.4 (AD4)
P1.6	7	34	P0.5 (AD5)
P1.7	8	33	P0.6 (AD6)
RST	9	32	P0.7 (AD7)
(RXD) P3.0	10	31	EA/VPP
(TXD) P3.1	11	30	ALE/PROG.
(INT0) P3.2	12	29	PSEN
(INT1) P3.3	13	28	P2.7 (A15)
(T0) P3.4	14	27	P2.6 (A14)
(T1) P3.5	15	26	P2.5 (A13)
(WR) P3.6	16	25	P2.4 (A12)
(RD) P3.7	17	24	P2.3 (A11)
XTAL2	18	23	P2.2 (A10)
XTAL1	19	22	P2.1 (A9)
GND	20	21	P2.0 (A8)

Gambar 2.7: Konfigurasi pin AT89C51 [10]

Deskripsi tiap pin AT89C51 :

1. VCC.

Suplai tegangan

2. GND.

Ground.

3. Port 0.

Port 0 adalah sebuah open-drain bi-directional I/O port 8 bit. Setiap pin dapat menerima 8 input TTL. Ketika nomor 1 menulis data ke pin port 0, pin-pin tersebut dapat digunakan sebagai input impedansi tinggi. Port 0 juga dapat dikonfigurasi menjadi multiplexed alamat atau data orde rendah saat mengakses program eksternal dan memori data. Pada mode ini, port 0 memiliki internal pull up. Port 0 juga menerima kode bytes selama pemrograman Flash, dan mengeluarkan output selama verifikasi program. Eksternal pull up diperlukan selama verifikasi ini.

4. Port 1.

Port 1 adalah sebuah port bi-directional I/O 8 bit dengan internal pull up. Port 1 mengeluarkan atau menerima 4 input TTL. Port 1 juga menerima alamat berorde bytes rendah selama pemrograman Flash dan verifikasi.

5. Port 2.

Port 2 adalah sebuah port bi-directional I/O 8 bit dengan internal pull up. Port 2 mengeluarkan alamat berorde byte tinggi dari memori program eksternal dan selama mengakses data memori menggunakan alamat 16 bit (MOVX @DPTR). Selama mengakses memori data eksternal yang menggunakan alamat 8 bit (MOVX@RI), port 2 mengeluarkan content dari P2 Special Function Register. Port 2 juga menerima alamat berorde bit tinggi dan beberapa sinyal kontrol selama pemrograman Flash dan verifikasi.

6. Port 3.

Port 2 adalah sebuah port bi-directional I/O 8 bit dengan internal pull up. Port 3 juga menyediakan fungsi-fungsi khusus berikut :

Tabel 2.1 : Fungsi khusus port 3 mikrokontroller AT89C51 [10]

Port Pin	Alternate Functions
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	INT0 (external interrupt 0)
P3.3	INT1 (external interrupt 1)
P3.4	T0 (timer 0 external input)
P3.5	T1 (timer 1 external input)
P3.6	WR (external data memory write strobe)
P3.7	RD (external data memory read strobe)

Port 3 juga menerima beberapa sinyal kontrol selama pemrograman Flash dan verifikasi.

7. RST.

Input reset.

8. $\overline{\text{ALE/PROG}}$

Address Latch Enable mengeluarkan pulsa untuk mengunci byte rendah dari alamat selama mengakses memori eksternal. Pin ini juga merupakan input program pulsa selama pemrograman Flash. Pada operasi normal, ALE mengeluarkan data pada laju tetap sebesar 1/6 frekuensi osilasi dan dapat digunakan untuk timing eksternal atau tujuan clocking.

9. $\overline{\text{PSEN}}$

Program Store Enable adalah unit pembaca untuk program memori eksternal. Ketika AT89C51 menerima kode dari program eksternal, PSEN diaktifkan dua kali tiap siklusnya, kecuali aktivasi ini dimatikan.

10. $\overline{EA}/VPP$.

External Access Enable. EA harus dihubungkan pada GND agar perangkat ini dapat menerima kode dari memori program eksternal yang lokasinya mulai 0000H sampai FFFFH. EA harus dihubungkan dengan Vcc untuk eksekusi program internal. Pin ini juga menerima tegangan 12 Volt (Vpp) selama pemrograman Flash untuk komponen yang membutuhkan tegangan tersebut.

11. XTAL1.


Berfungsi untuk input pada inverting oscillator amplifier dan internal clock operating circuit.

12. XTAL2


Berfungsi untuk output pada inverting oscillator amplifier.

2.6.3. Program Memori

Mikrokontroller AT89C51 memiliki ruang alamat yang terpisah untuk program memori dan data memori. Program memori dapat berukuran lebih dari 64 kilo bytes.




Gambar 2.8 : Program memori AT89C51 [10]



Gambar 2.9: Data memori AT89C51 [10]

2.6.4. PSW (Program Status Word) Register

PSW berisi bit status yang menunjukkan kondisi arus dalam CPU. PSW terdiri dari Carry bit, auxiliary carry, 2 bank register select bits, overflow flag, parity bit dan 2 status flag pengguna. Carry bit berfungsi sebagai operasi aritmetik dan sebagai accumulator untuk sejumlah Boolean. Bit RS0 dan RS1 memilih satu dari 4 bank register. Sejumlah instruksi mengacu pada lokasi RAM sebagai R0 melalui R7. Status dari RS0 dan RS1 bit pada waktu eksekusi menunjukkan bank register mana yang dipilih. Parity bit merefleksikan sejumlah 1s pada accumulator. P=1 jika accumulator berisi sebuah angka ganjil dari 1s dan P=0 jika berisi sebuah angka genap dari 1s. Sehingga, jumlah dari 1s di accumulator ditambah P selalu genap.




Gambar 2.10 : PSW register [10]

Tabel 2.2 : Nilai RS0 dan RS1 [10]

RS1	RS0	Register Bank	Address
0	0	0	00H-07H
0	1	1	08H-0FH
1	0	2	10H-17H
1	1	3	18H-1FH

2.6.5. Oscillator

AT89C51 memiliki sebuah on-chip oscillator yang dapat digunakan sebagai sumber clock untuk CPU. Chip ini dihubungkan dengan resonator kristal atau keramik antara pin XTAL1 dan XTAL2 dan dihubungkan dengan kapasitor ke ground. Pembangkit clock internal mendefinisikan tahapan kondisi saat mikrokontroller melakukan siklusnya.



Gambar 2.11 : Koneksi oscillator [10]

2.6.6. Interupsi

AT89C51 memiliki 5 sumber interupsi yaitu 2 interupsi eksternal, 2 interupsi timer dan interupsi serial port.

1. Interrupt Enables.

Setiap sumber interupsi secara individual dapat dijalankan atau dimatikan dengan mengatur bit Interrupt Enable (IE) di SFR. Register ini juga terdiri dari sebuah global disable bit, yang dapat mematikan semua interupsi secara bersamaan.

Tabel 2.3 : Interrupt Enable Register [10]

(MSB)				(LSB)			
EA	—	—	ES	ET1	EX1	ET0	EX0

Enable bit = 1 enables the interrupt.

Enable bit = 0 disables it.

Symbol	Position	Function
EA	IE.7	Disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
—	IE.6	reserved.*
—	IE.5	reserved.*
ES	IE.4	Serial Port Interrupt enable bit.
ET1	IE.3	Timer 1 Overflow Interrupt enable bit.
EX1	IE.2	External Interrupt 1 enable bit.
ET0	IE.1	Timer 0 Overflow Interrupt enable bit.
EX0	IE.0	External Interrupt 0 enable bit.

*These reserved bits are used in other Atmel microcontrollers.

2. Interrupt Priorities.

Setiap sumber interupsi juga dapat diprogram secara individual untuk satu atau 2 level prioritas dengan mengatur bit Interrupt Priority (IP). Interupsi low-priority dapat diinterupsi dengan interupsi high-priority tetapi tidak dengan low-priority yang lain.

Tabel 2.4 : Interrupt Priority Register [10]

(MSB)								(LSB)
—	—	—	PS	PT1	PX1	PT0	PX0	

Priority bit = 1 assigns high priority.
Priority bit = 0 assigns low priority.

Symbol	Position	Function
—	IP.7	reserved.*
—	IP.6	reserved.*
—	IP.5	reserved.*
PS	IP.4	Serial Port Interrupt priority bit.
PT1	IP.3	Timer 1 Interrupt priority bit.
PX1	IP.2	External Interrupt 1 priority bit.
PT0	IP.1	Timer 0 Interrupt priority bit.
PX0	IP.0	External Interrupt 0 priority bit.

*These reserved bits are used in other Atmel microcontrollers.

2.5.7. Timer/Counter

1. TCON : Timer/Counter Control Register (Bit Addressable).

TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
-----	-----	-----	-----	-----	-----	-----	-----

TF1 : Timer 1 overflow flag

TR1 : Timer 1 run control bit

TF0 : Timer 0 overflow flag

TR0 : Timer 0 control bit

IE1 : Internal Interrupt edge flag

IT1 : Interupsi 1 tipe control bit

IE0 : External Interrupt 0 edge flag

IT0 : Interupsi 0 tipe control bit

2. TMOD : Timer/Counter Mode Control Register (Not Bit Addressable)

Timer 1				Timer 0			
GATE	C/T	M1	M0	GATE	C/T	M1	M0

GATE : Jika TRx (di TCON) diatur dan GATE = 1, timer/counterx beroperasi hanya jika pin INTx kondisi high.

C/T : Timer atau counter selector

M1 : Mode selector bit

M0 : Mode selector bit

Pengaturannya adalah sebagai berikut :

Tabel 2.5 : Pengaturan TMOD [10]

M1	M0	Operating Mode	
0	0	0	13-bit Timer
0	1	1	16-bit Timer/Counter
1	0	2	8-bit Auto-Reload Timer/Counter
1	1	3	Split Timer Mode: (Timer 0); TL0 is an 8-bit Timer/Counter controlled by the standard Timer 0 control bits, TH0 is an 8-bit Timer and is controlled by Timer 1 control bits.
1	1	3	(Timer 1) Timer/Counter is stopped.

3. Timer Set up

Tabel-tabel berikut menunjukkan nilai TMOD yang dapat digunakan untuk mengatur timer 0 dalam mode berbeda. Diasumsikan bahwa hanya satu timer yang digunakan pada satu waktu. Jika timer 0 dan 1 harus bekerja bersama-sama (simultan) maka nilai TMOD untuk timer 0 harus ORed dengan nilai yang ditunjukkan oleh timer 1. Misalnya, jika timer 1 bekerja di mode GATE (kontrol eksternal) dan timer 1 harus dijalankan pada mode 2 Counter maka nilai yang harus dimasukkan ke dalam TMOD adalah 69H.

Tabel 2.6 : Timer/Counter 0 digunakan sebagai Timer [10]

MODE	TIMER 0 FUNCTION	TMOD	
		INTERNAL CONTROL ⁽¹⁾	EXTERNAL CONTROL ⁽²⁾
0	13-bit Timer	00H	08H
1	16-bit Timer	01H	09H
2	8-bit Auto-Reload	02H	0AH
3	two 8-bit Timers	03H	0BH

Tabel 2.7 : Timer/Counter 0 digunakan sebagai Counter [10]

MODE	TIMER 0 FUNCTION	TMOD	
		INTERNAL CONTROL ⁽¹⁾	EXTERNAL CONTROL ⁽²⁾
0	13-bit Timer	04H	0CH
1	16-bit Timer	05H	0DH
2	8-bit Auto-Reload	06H	0EH
3	one 8-bit Counter	07H	0FH

Tabel 2.8 : Timer/Counter 1 digunakan sebagai Timer [10]

MODE	TIMER 1 FUNCTION	TMOD	
		INTERNAL CONTROL ⁽¹⁾	EXTERNAL CONTROL ⁽²⁾
0	13-bit Timer	00H	80H
1	16-bit Timer	10H	90H
2	8-bit Auto-Reload	20H	A0H
3	does not run	30H	B0H


Tabel 2.9 : Timer/Counter 1 digunakan sebagai Counter [10]

MODE	COUNTER 1 FUNCTION	TMOD	
		INTERNAL CONTROL ⁽¹⁾	EXTERNAL CONTROL ⁽²⁾
0	13-bit Timer	40H	C0H
1	16-bit Timer	50H	D0H
2	8-bit Auto-Reload	60H	E0H
3	not available	—	—

2.7. Digital Analog Converter

DAC (Digital to Analog) adalah piranti pengubah sinyal digital menjadi sinyal analog. DAC memiliki arsitektur yang bervariasi, antara lain DAC R2R ladder dan DAC PWM (1 bit). DAC R2R ladder merupakan bentuk yang paling sederhana dari IC DAC yang banyak beredar di pasaran. DAC ini terdiri atas resistor yang dipasang berbentuk tangga. Nilai resistor yang dipergunakan adalah R dan $2R$.

Dengan memberikan nilai digital (biner) pada masukannya, akan diperoleh nilai analog yang sesuai pada keluarannya. Kelinieran dari DAC ini bergantung pada ketepatan nilai resistor yang digunakan. DAC ini biasanya memiliki offset (nilai digital 0 tidak memberikan nilai analog 0 V) serta nilai fullscale (tegangan analog maksimum).



Gambar 2.12 : Rangkaian R-2R [2]

BAB III


PERENCANAAN DAN PEMBUATAN ALAT

3.1. Pendahuluan

Pada Bab II telah dijelaskan berbagai teori penunjang yang digunakan dalam perancangan sistem dalam skripsi ini. Selanjutnya tahap-tahap perencanaan seluruh sistem. Sebagai acuan awal maka digunakan spesifikasi dasar perencanaan system. Adapun sistem yang direncanakan didasarkan pada beberapa spesifikasi sebagai berikut :

- a. Menggunakan mikrokontroller AT89C51 yang difungsikan sebagai pembangkit sinyal berbasis DDS.
- b. Konversi data atau sinyal digital menjadi data analog menggunakan DAC jenis ladder (R2R).
- c. Perintah kepada mikrokontroller dilakukan dengan keypad.

3.2. Blok Diagram Sistem



Gambar 3.1 : Blok diagram sistem

Fungsi dari masing-masing subsistem pada blok diagram di atas adalah sebagai berikut :

1. Keypad.

Untuk memberikan perintah pada mikrokontroller, terdiri dari tombol-tombol :

- *Start* berfungsi untuk memulai proses membangkitkan signal setelah pengesetan frekuensi dilakukan
- *Reset* berfungsi untuk menghentikan proses pembangkitan frekuensi
- *Up* berfungsi untuk menambahkan nilai frekuensi pada waktu *setting*
- *Down* berfungsi untuk mengurangi nilai frekuensi pada waktu *setting*
- *Mode1* berfungsi untuk menentukan kenaikan step nilai frekuensi
- *Mode2* berfungsi untuk memilih / menentukan *output* gelombang

2. PC.

Digunakan sebagai unit yang mengontrol atau memberikan perintah pada mikrokontroller.

3. Mikrokontroller AT89C51.

Mikrokontroller dalam system ini memiliki 2 fungsi yaitu sebagai DDS atau pembangkit sinyal dan pengontrol gerakan motor stepper.

4. DAC.

Komponen ini berfungsi untuk merubah sinyal digital ke dalam bentuk analog.

Jenis DAC yang digunakan dalam hal ini adalah jenis ladder.

3.2. Perencanaan Perangkat Keras


3.2.1. Perencanaan Mikrokontroller AT89C51

3.2.1.1. Sistem Minimum Mikrokontroller AT89C51

Pada rangkaian ini komponen utamanya adalah unit Mikrokontroller AT89C51. Komponen ini merupakan sebuah *chip* tunggal sebagai pengolah data dan pengontrolan alat yang tidak memerlukan memori luar. Kristal yang digunakan untuk mengoperasikan mikrokontroller adalah 12 MHz. Penggunaan kristal 12 MHz menyebabkan detak dalam pada mikrokontroller menjadi $12 \text{ Mhz} / 12 = 1 \text{ MHz}$, yang artinya setiap periode detak waktunya 1 mikrodetik, sehingga memudahkan untuk mengubah-ubah data pada penggunaan pewaktu karena periode detak pewaktuannya tidak ganjil.


3.2.1.2. Koneksi Dengan CPU

Semua mikrokontroller Atmel Flash memiliki sebuah oscillator on-chip, yang dapat digunakan sebagai sumber clock untuk CPU. Untuk menggunakan chip ini, resonator kristal atau keramik dihubungkan yaitu antara pin-pin XTAL1 dan XTAL2 di mikrokontroller. Kapasitor selanjutnya dihubungkan ke ground seperti pada gambar berikut :




Gambar 3.2 : Penggunaan oscillator on-chip [10]

Cara mengendalikan clock dengan oscillator eksternal dapat dilihat pada gambar berikut :



Gambar 3.3 : Koneksi oscillator [10]

Pembangkit clock internal mendefinisikan kondisi tahapan mikrokontroller dalam melakukan satu siklus.




Gambar 3.4 : Konfigurasi clock drive eksternal [10]

3.2.1.3. Timing Diagram

Setiap siklus pada mikrokontroller AT89C51 terdiri dari tahapan 6 kondisi yang diberi nomor S1 sampai S6. Setiap kondisi waktu ditahan untuk dua periode oscillator. Maka dari itu, satu siklus menahan 12 periode oscillator atau 1 μ s jika


frekuensi oscillatornya sebesar 12 MHz. Setiap kondisi dibagi dalam Phase 1 half dan Phase 2 half.



Gambar 3.5 : Tahapan kondisi mikrokontroller AT89C51 [10]

Gambar di atas menunjukkan tahapan eksekusi pada kondisi-kondisi dan fase-fase untuk berbagai jenis perintah. Umumnya, dua program eksekusi dapat dijalankan selama setiap siklus, bahkan jika perintah yang sedang dijalankan tidak memerlukan hal itu. Jika perintah sedang dijalankan tidak memerlukan bit kode tambahan, maka CPU akan mengabaikan perintah tambahan dan Program Counter tidak ditambahkan.


Eksekusi perintah satu siklus dimulai pada State 1 dari siklus mikrokontroller, ketika opcode dimasukkan ke dalam Instruction Register. Eksekusi kedua terjadi pada S4 di siklus yang sama. Eksekusi akan selesai pada akhir State 6 dari siklus ini.



Gambar 3.6 : Siklus yang dieksekusi dari program memory eksternal [10]

3.3. Perencanaan DAC

Sistem ini menggunakan DAC yang terdiri dari kumpulan resistor yang disusun menjadi bentuk ladder. Gambar rangkaian DAC N bit sederhana dapat dilihat pada gambar berikut :



Gambar 3.7 : Skema rangkaian DAC N bit [11]

Tegangan keluaran rangkaian DAC di atas adalah :


$$V_o = -R_f \left(\frac{b_1 V_{REF}}{R} + \frac{b_2 V_{REF}}{2R} + \frac{b_3 V_{REF}}{4R} + \dots + \frac{b_N V_{REF}}{2^{N-1} R} \right) = -2 \frac{R_f}{R} V_{REF} \left(\frac{b_1}{2} + \frac{b_2}{4} + \frac{b_3}{8} + \dots + \frac{b_N}{2^N} \right)$$

Dengan b_1 sebagai MSB, b_N sebagai L_{SN}, dan V_{REF} adalah tegangan sinyal digital. Misal untuk perhitungan nilai tegangan analog berdasarkan data digital 8-bit adalah sebagai berikut:

$$V_{out} = V_{ref} \left[\frac{D_0}{256} + \frac{D_1}{128} + \frac{D_2}{64} + \frac{D_3}{32} + \frac{D_4}{16} + \frac{D_5}{8} + \frac{D_6}{4} + \frac{D_7}{2} \right]$$

3.3. Perencanaan Perangkat Lunak

Perangkat lunak ini berdasarkan pengendali utama yaitu mikrokontroller AT89C51. Pembuatan perangkat lunak sistem aplikasi berdasarkan pada semua proses yang harus dikerjakan perangkat keras. Perangkat lunak dibutuhkan oleh PC untuk memberikan perintah kepada mikrokontroller. Bahasa pemrograman yang digunakan adalah bahasa Delphi. Pembuatan perangkat lunak harus melalui proses-proses uji coba secara *software* maupun secara *hardware*.



Gambar 3.8 : Flow chart mikrokontroller untuk DDS

BAB IV

PENGUJIAN SISTEM

Pengujian dan pengukuran dalam hal ini dilakukan dengan tujuan untuk memastikan bahwa *Function generator* dapat bekerja sesuai dengan perencanaan. Bab ini menguraikan tentang bagian alat yang diuji, tujuan pengujian, langkah-langkah pengujian dan hasil pengujian yang menunjukkan unjuk kerja dari tiap-tiap bagian alat.

Pembahasan dalam bab ini dibagi menurut pembagian alat yang diuji untuk mengetahui unjuk kerja sistem secara keseluruhan. Untuk mengetahui kemampuan alat dan sistem kerja sesuai dengan program yang telah dibuat maka dilakukan pengujian pada alat dan sistem kerja alat.

Pengujian dilakukan pada tiap-tiap blok sistem adapun blok-blok yang di uji adalah:

1. Rangkaian DAC R2R
2. Rangkaian *Function Generator*

4.1. Pengujian Rangkaian DAC R2R

a. Tujuan


Pengujian rangkaian DAC bertujuan untuk mengetahui apakah DAC berfungsi dengan baik sekaligus untuk mengetahui kelancaran proses konversi atau perubahan sinyal digital ke sinyal analog

b. Peralatan yang digunakan

- Rangkaian DAC R2R
- Sumber tegangan +12 Volt
- Switch 8 Buah
- Multimeter digital (DT9205B)

c. Langkah Pengujian

1. Merangkai rangkaian seperti pada gambar dibawah ini:



Gambar 4.1 : Rangkaian Pengujian DAC R2R

2. Menghubungkan kutub positif multimeter digital (multimeter diset pada skala 20 Volt DC) pada outputan DAC, sedangkan kutub negative ke ground.
3. Mengamati perubahan nilai tegangan pada multimeter dan mencatat hasilnya pada tabel 4-1.

Untuk mengetahui keluaran DAC R2R dapat dicari dengan menggunakan rumus berikut:

$$V_{out} = V_{ref} \left[\frac{D_0}{256} + \frac{D_1}{128} + \frac{D_2}{64} + \frac{D_3}{32} + \frac{D_4}{16} + \frac{D_5}{8} + \frac{D_6}{4} + \frac{D_7}{2} \right]$$

Dimana:

$$V_{ref} = 5 \text{ Volt}$$

Jika diketahui inputan = 00000001_B. Maka keluaran DAC R2R :

$$V_{out} = V_{ref} \left[\frac{D_7}{2} + \frac{D_6}{4} + \frac{D_5}{8} + \frac{D_4}{16} + \frac{D_3}{32} + \frac{D_2}{64} + \frac{D_1}{128} + \frac{D_0}{256} \right]$$

$$V_{out} = 5 \left[\frac{0}{2} + \frac{0}{4} + \frac{0}{8} + \frac{0}{16} + \frac{0}{32} + \frac{0}{64} + \frac{0}{128} + \frac{1}{256} \right]$$

$$= 19.53 \text{ mV}$$

Jika diketahui inputan = 11111111_B. Maka keluaran DAC R2R :

$$V_{out} = V_{ref} \left[\frac{D_7}{2} + \frac{D_6}{4} + \frac{D_5}{8} + \frac{D_4}{16} + \frac{D_3}{32} + \frac{D_2}{64} + \frac{D_1}{128} + \frac{D_0}{256} \right]$$

$$V_{out} = 5 \left[\frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} + \frac{1}{128} + \frac{1}{256} \right]$$

$$= 4.95 \text{ Volt}$$

Berikut merupakan tabel perbandingan tegangan output antara hasil pengukuran dan hasil perhitungan dari keluaran DAC R2R :

Tabel 4.1: Data Pengujian Rangkaian Konversi DAC R2R

NO	Bit Masukan	Keluaran DAC R2R Tegangan mV (mili Volt)		
		Perhitungan	Pengukuran	% kesalahan
1	00000001	19.53	19.5	$1.53 \cdot 10^{-3}$
2	00000010	39.06	33.9	0.132
3	00000011	58.59	51.4	0.122
4	00000100	78.125	66.9	0.143
9	11111111	4.98 (V)	4.95 (V)	$6.02 \cdot 10^{-3}$

Untuk % kesalahan dapat dihitung dari hasil pengukuran dan perhitungan sebagai berikut :

$$\% \text{kesalahan} = \frac{(\text{perhitungan} - \text{pengukuran})}{\text{perhitungan}} \times 100\%$$

Contoh :

$$V_0 \text{ perhitungan} = 19.53$$

$$V_0 \text{ pengukuran} = 19.5 \text{ Volt}$$

$$\% \text{ kesalahan} = \frac{(19.53) - (19.5)}{(19.53)} \times 100\%$$

$$\text{jadi } \% \text{ kesalahan} = 1.53 \cdot 10^{-3}$$

Dari tabel di atas didapatkan error rata-rata :

$$= \frac{(1.53 \cdot 10^{-3} + 0.132 + 0.122 + 0.143 + 6.02 \cdot 10^{-3})\%}{5}$$
$$= 0.08 \%$$

4.2. Pengujian Rangkaian *Function Generator*

a. Tujuan

Untuk mengetahui bentuk sinyal dan besar frekuensi yang dibangkitkan oleh rangkaian *Function Generator* apakah telah sesuai perencanaan.

b. Peralatan yang digunakan

- Rangkaian *Function Generator*
- *Oscilloscope* (Tektronix TDS 210)

c. Langkah pengujian

Pengujian dilakukan dengan cara melihat bentuk gelombang *output* dan nilai frekuensi yang dikeluarkan *Function Generator* yang telah dibuat pada *oscilloscope* pada pin *output*. Pengujian dilakukan berkali-kali, pada nilai frekuensi dan bentuk gelombang yang berbeda. *Osilloscope* diset pada 2 V/div, Probe merah pada *Osilloscope* dipasang pada output dan probe hitam *Osilloscope* dipasang pada *ground*.

d. Hasil pengujian


Dalam hal ini dilakukan pengujian terhadap sistem yang dibuat. Tujuan pengujian ini adalah untuk mengetahui kinerja sistem tersebut. Rangkaian elektronik yang diuji dalam hal ini adalah sebuah amplifier jenis operasional.

Pengujian dilakukan untuk mengetahui kinerja sistem yang telah dirancang dan dibuat. Sebelum dilakukan pengujian maka dibuat grafik sinus berdasarkan perhitungan dengan Microsoft Excel. Input untuk grafik sinus :

Tabel 4.2 : Input grafik sinus


DB	100	112	124	136	147	DB	158	168	176	184	190
DB	194	198	199	199	198	DB	195	190	185	177	169
DB	159	149	138	126	114	DB	101	90	77	65	54
DB	43	34	25	17	11	DB	6	3	1	1	2
DB	5	9	15	22	30	DB	39	50	61	73	85

Didapat plot grafik sinus sebagai berikut :



Gambar 4.2 : Grafik sinus teoritis


c. Frekuensi 600 Hz



Gambar 4.5 : Output 600 Hz

4.4. Output Waktu


a. Waktu rendah



Gambar 4.6 : Output waktu rendah

4.5, Analisa

Hasil perancangan sistem dibuat dalam bentuk set peralatan sebagai berikut :



Gambar 4.9 : Foto alat

Hasil pengujian menunjukkan bahwa tampilan di komputer telah menunjukkan pola grafik sinus. Hal ini berarti bahwa sistem telah dapat menghasilkan grafik sinus sesuai dengan grafik hasil perhitungan. Tetapi sistem ini masih memerlukan penyempurnaan karena tampilan grafik sinus di atas masih harus diteliti lagi kesesuaian frekuensinya. Selain itu hasil tampilan grafik sinus masih belum sempurna karena tidak melalui proses filter.

BAB V

KESIMPULAN DAN SARAN

5.1. Kesimpulan

Dari hasil perancangan dan pengujian sistem yang telah dilakukan, dapat diambil kesimpulan sebagai berikut :

1. Rangkaian DAC sudah akurat, tetapi hasil pengukuran menunjukkan tingkat error rata-rata 0,08%.
2. Dari hasil pengujian alat, bentuk gelombang sinusoidal masih belum sempurna karena tidak melalui proses filter.
3. Karena keterbatasan mikrokontroller AT89C51, sistem ini hanya akurat untuk frekuensi tertentu.
4. Generator sinyal untuk sistem penguji rangkaian elektronik berbasis mikrokontroller AT89C51 telah berfungsi tetapi masih memerlukan penyempurnaan lebih lanjut.

5.2. Saran

Perlu dilakukan perbaikan sistem menyangkut kesesuaian frekuensi.

DAFTAR PUSTAKA

- [1]. Analog Devices, Inc, 2008, **All About Direct Digital Synthesis**
 - [2]. Dattalo S, 2008, **Sine Waves**
 - [3]. Futurlec, 2009, **AT89C51 - 8 bit Microcontroller with 4k Bytes Flash**
 - [4]. Manikanandan K, 2000, **Direct Digital Synthesis Part-I**, Electronic Technology
 - [5]. National Instrumen Corporation, 2006
 - [6]. NationMaster.com, 2003, **Signal Generator**
 - [7]. Stanford Research System, **Direct Digital Synthesis**, www.thinkSRS.com
 - [8]. Suyono, 2007, **Panduan Praktis Mikrokontroller AT89C51**, IlmuKomputer.com
 - [9]. <http://www.atmel.com>
 - [10]. Vastianos G, 1998, **10Hz - 100KHz D.D.S. Function Generator**, Technological Educational Institute of Piraeus, Greece
-



INSTITUT TEKNOLOGI NASIONAL MALANG
FAKULTAS TEKNOLOGI INDUSTRI
JURUSAN TEKNIK ELEKTRO S-1
Jl. Raya Karanglo Km.2
Malang

Formulir Bimbingan Skripsi

Nama : DIDI AFFANDI
Nim : 98.17.006
Masa Bimbingan : 20 Desember 2008 – 20 Juni 2009
Judul : PERANCANGAN DAN PEMBUATAN GENERATOR
SINYAL UNTUK SISTEM PENGUJI RANGKAIAN
ELEKTRONIK BERBASIS MICROKONTROLLER
AT89C51

No	Tanggal	Uraian	Paraf
1		Bab I > II rumi	
2		Bab II	
3		Bab III	
4		Bab IV	
5		Lembar awal	
6		Laporan lengkap	

Malang, 10 Maret 2010
Dosen Pembimbing

Ir.F.Yudi Limpraptono, MT
NIP Y. 1039500274

FORM S-4B



INSTITUT TEKNOLOGI NASIONAL MALANG
FAKULTAS TEKNOLOGI INDUSTRI
JURUSAN TEKNIK ELEKTRO

Formulir Perbaikan Ujian Skripsi

Dalam pelaksanaan Ujian Skripsi Janjang Strata 1 Jurusan Teknik Elektro Konsentrasi T. Energi Listrik / T. Elektronika / T. Infokom, maka perlu adanya perbaikan skripsi untuk mahasiswa :

NAMA : DIDI
NIM : 98.17.006
Perbaikan meliputi :

1) BAB III

- DESAIN TABLE → DATA MAYA ??

- FREKUENSI yg diinginkan (0.1 Hertz)

2) KESIMPULAN

1) ERM (DIBARU INDIKAT dgn BAB III)

Malang,

200

```
ORG 0H
MOV 30H, #100

SINUS : MOV DPTR, #SINE
        MOV RO, #51

ULANG : CLR A
        MOVC A, 0A+DPTR
        MOVC P1, A
        INC DPTR
        JB P3.0, CEK
        MOV 30H, #100

CEK : JB P3.1, CEK1
      MOV 30H, #50

CEK1 : JB P3.2, CEK2
      MOV 30H, #25

CEK2 : JB P3.3, CEK3
      MOV 30H, #15

CEK3 : JB P3.4, CEK4
      MOV 30H, #10

CEK4 : JB P3.5, CEK5
      MOV 30H, #5

CEK5 : JB P3.6, CEK6
      MOV 30H, #1

CEK6 : JB P3.7, TERUS
      MOV 30H, #0

TERUS : MOV A, 30H
        CJNE A, #0, BABLAS
        JMP LEWAT

BABLAS : CALL TUNDA

LEWAT : DJNZ RO, ULANG
        JMP SINUS

TUNDA : MOV R1, 30H
        DJNZ R1, $
        RET
```

SINE : DB 100,112,124,136,147,158,168,176,185,190
DB 194,198,199,199,198,195,190,185,177,169
DB 159,149,138,126,114,101,090,077,065,054
DB 043,034,025,017,011,006,003,001,001,002
DB 005,009,015,022,030,039,050,061,073,085,097

END

DIRECT DIGITAL SYNTHESIS PART-I

MANIKANANDAN K.

In direct digital synthesis (DDS) technique, signal is generated in the form of a series of digital numbers and is converted into analogue by using a digital-to-analogue converter (DAC). The output of the system is directly proportional to the frequency-setting word

Recent years have witnessed an increasing interest in direct digital synthesis (DDS). The technique emerged in the early 80s and was probably known in principle for several years before that. In those early days, the highest output frequency attainable was no more than a few MHz, limited by the performance of the then available logic ICs and digital-to-analogue converters (DACs).

With the advancement in semiconductor technology, the attainable performance has increased by leaps and bounds. DDS chips realised in gallium arsenide now provide output frequencies of over 400 MHz. Silicon technology delivers output frequencies in excess of 300 MHz. However, when operating at the top of the frequency range, the worst case levels of spurious outputs have not changed much, still being in the region of 40 to 45 dB down on the wanted output.

RF carrier generation

The long-term frequency stability of an LC oscillator is generally poor. It is difficult to construct a small inductor with stability much better than 0.01 per cent. Its spectral purity can only be increased by increasing the operating Q of the tuned circuit, which again is not easy, especially in the case of miniaturised




Fig. 1: Conventional direct synthesiser




Fig. 2: Block diagram of PLL system

equipment.

In fixed-frequency applications, the situation is much rosier. A crystal resonator can have a working Q of the order of 10^5 to 10^6 , making it possible to design oscillators with very low sideband noise and excellent sideband and long-term frequency stability, especially if the crystal is maintained at a constant temperature in an oven.

Direct synthesis

The ideal carrier generator would be the one with the tuning capacity of an LC oscillator and the stability of a crystal oscillator—and the next major advance in the carrier technology provided just this. With two crystals, at different frequencies f_1 and f_2 , one can obtain four different frequencies by mixing them, so as to provide four distinct frequencies f_1 , f_2 , (f_1+f_2) , and (f_1-f_2) . If one uses harmonics or sub-harmonics of

f_1 and f_2 as well, the possibilities rapidly increase. This principle can be extended to obtain any frequency with any degree of resolution.

A typical block diagram of the system used is shown in Fig. 1. The system is called the di-


rect synthesiser, since the output frequency is ultimately obtained from master crystal oscillator and has almost the purity of the master. The mix/filter/divide block provides 100kHz steps. Using the output as the input to another, similar block provides an output with 10kHz steps. Further blocks can be added to provide any required degree of resolution. High-performance filters and careful screening within and between blocks enable all non-harmonic spurious to be held at 80 dB down on the wanted output, at a price. The term 'direct analogue synthesiser' is sometimes used to distinguish it from the direct digital synthesiser.

Direct synthesis is an attractive route in applications where high purity, low spurious outputs, and fast switching are required, especially in lab and ATE equipment. But the size and cost make it difficult to apply in portable military or OEM equipment.


Phase lock loop

The PLL (phase lock loop) technique is widely applied in space applications such as synchronising a receiver to a spacecraft signal with a doppler shift.

Fig. 2 shows the block diagram of a PLL system for producing an output of N times the reference frequency, which




...will be a small lagging, resulting in the output of



the mixer. This output is applied via a low-pass filter to a voltage-controlled oscillator and results in exactly the desired output frequency.

If N is set to a different value, the output frequency will change; if N is changed to $N+2$, the output frequency will increase by twice the reference frequency. Here the step size is equal to the reference frequency. Enhancements of this technique, such as dual-modulus prescalars and multiple-loop architecture, enable fine frequency-resolution to be obtained comparatively at low cost. A 'fractional N ' approach enables the performance-to-price ratio to be improved even further, making the PLL synthesiser currently the most commonly encountered scheme. PLL synthesisers offer fine frequency-resolution and very low levels of spurious outputs at comparatively low cost, but cannot achieve the very same low levels of close in phase noise as the direct synthesiser. These have slow switching times, due to loop-filter settling time.

With the exception of the output low-pass filter, the whole scheme is entirely digital and is eminently suited for large-scale integration into a single chip. The output of the system is directly propor-






Fig. 7: The working of phase accumulator




Fig. 8: The rest of the rudimentary DDS

tional to the frequency-setting word.

In this technique, a signal is generated in the form of a series of digital numbers and is converted into analogue by using a DAC (Fig. 3). These numbers are stored in a memory device known as the memory lookup table.

One way of generating the output is to output some points for every cycle of the sinewave. In this case, tuning is effected by changing the rate at which the data is output (refer Fig. 4). It is difficult to get fine frequency-resolution using this method. In the second case, the rate at which data is output is kept constant. The basic idea is to store N uniformly spaced samples in the memory. The lowest output frequency contains N distinct samples. Now if one outputs every other point stored in the ROM at the same rate, one gets an output with twice the original frequency.

So, if every K th sample is taken, a K times faster waveform will be obtained. The frequency resolution is same as that of the lowest frequency. This method is illustrated in Fig. 5.

A more detailed block diagram of the DDS is shown in Fig. 6. The frequency setting word is given to the adder of a phase accumulator through a binary register. The adder adds the digital signals from the binary register to the value of the accumulator register and updates the accumulator register with the most recent sum. This register transfers the digital data from the output of the adder to its input at every

clockpulse, so as to make the accumulator overflow at regular intervals. The accumulator now addresses the ROM through a quadrant complementor.

Since all the amplitude information for a full 360° sinewave is contained in 90° of information, only 90° of memory mapping is required. The quadrant complementor simply helps the accumulator to clock in both the directions, thus giving 180° of the wave. Now the sine complementor changes sign and the process is repeated to get the full sinewave.

The phase accumulator

Fig. 7 shows how the phase accumulator works. For simplicity, a 6-bit accumulator with three most significant bits controlling the read only memory with just eight memory locations has been assumed. The output of the three most significant bits from the latch to the ROM needs to represent one complete cycle of the output waveform, so the eight values in the ROM need to represent the amplitude of the sinewave at 45° intervals. The higher the value of the frequency setting word, the fewer cycles will be needed to cycle through the ROM once, and hence the higher output frequency. The lowest possible output frequency results when the frequency-setting word is 000001. In this case, every eighth clock pulse advances the ROM address by one.

The lookup table

Fig. 8 shows the rest of the rudimentary system, ROM, DAC, and output fil-




Fig. 9: 8Hz and 4Hz outputs from DDS, with a 64Hz clock




Fig. 10: Waveform at a good frequency

ter. The values stored in ROM range from 1 representing the negative peak of the sinewave, to 255 representing the positive peak and definite points on a sinewave in offset binary. The value 128 corresponds to the mean level (0V) of the waveform.

Operation

Imagine a 6-bit latch clocked at 64 Hz and the accumulator loaded with 000001 (Fig. 7). Whatever the current value held in the latch, the output of the adder will exceed by 1. So, in the next clock pulse, the new value will be loaded into the latch, and so on repeatedly. Starting from the stage where the latch content is all zero, the three ROM address lines will be zero. The ROM will output 1000000, causing the DAC output to be 1.28V, corresponding to the zero value of sinewave at 0°. The output of the LPF

will indeed be 0V, due to the blocking capacitor between it and the opamp; the purpose of the latter being to turn the DAC's current output back into a voltage.

Eight clock cycles later, the accumulator contents will be 001000; Ro will now be 1 so that the ROM output is 11011010, corresponding to the binary offset representation of the value of a sinewave at +45°, and accordingly the DAC output will become 2.18V.

After 64 clock cycles, the accumulator is full and the DAC has delivered a complete cycle of stepwise representation of a sinewave. Thus the lowest non-zero output frequency is 1 Hz or generally $F_{clk}/2^N$, where N is the number of the accumulator bits (Fig. 9). If the frequency setting word is set to 000010, the whole process will complete one output cycle in half the clock period. So, $F_{clk}/2^N$ is also the smallest frequency increment available.

Fig. 4 also shows the instantaneous departure of the stepwise output ap-

proximation from a continuous sinewave. These phase perturbations occur at a rate equal to the clock frequency, which is well above the highest output frequency, and so these can be suppressed by LPF even if one has a perfect DAC with infinite resolution. Amplitude truncation errors cause sinewave representations to be imperfect, resulting in harmonics in the output; whether these appear in the output depends on commanded output frequency. Apart from this possible harmonic content, the output of 6-bit DDS is perfect at frequency setting of 1, 2, 4, and 8 Hz. At other frequencies, the operation becomes a little more complicated.

There are many other mechanisms that produce unwanted, non-harmonic, spurious outputs. When the demanded frequency is so high that the ROM only outputs a subset of its contents on each cycle, the waveform into the LPF can take various quite different forms from a sinewave. Fig. 10 shows some shapes the waveform can take at a good frequency where the ROM address is incrementing so as to output just four equally spaced locations.

To be continued...

Features

- Drop-in module for Virtex[™], Virtex-E, Virtex-II, Virtex-II Pro, Virtex-4, Spartan[™]-II, Spartan-II-E, Spartan-3, and Spartan-3E FPGAs
- Sine, Cosine, or quadrature outputs
- Look-up table can be allocated to distributed or block memory
- Phase dithering and Taylor series correction option provide high dynamic range signals using minimal amount of FPGA resources. SFDR range is 18 dB to 115 dB
- Phase dithering removes the spectral line structure associated with conventional phase truncation waveform synthesis architectures
- Support for 1 to 16 independent channels
- High-precision synthesizer with fine frequency resolution ($\Delta f = 0.02$ Hz @ fclk = 100 MHz, 32-bit phase accumulator)
- 4 to 32-bit two's complement output sample precision
- Optional phase offset capability providing support for multiple synthesizers with precisely controlled phase differences
- Simple fixed-output frequency option
- Uses relationally placed macro (RPM) mapping and placement technology for maximum and predictable performance
- Incorporates Xilinx Smart-IP[™] technology for utmost

- parameterization and optimum implementation
- For use with v7.1i and later of the Xilinx CORE Generator[™] system

Applications

- Digital radios and modems
- Software-defined radios (SDR)
- Digital down/up converters for cellular and PCS base stations
- Waveform synthesis in digital phase locked loops
- Generating injection frequencies for analog mixers

General Description

Direct digital synthesizers (DDS), or numerically controlled oscillators (NCO), are important components in many digital communication systems. Quadrature synthesizers are used for constructing digital down and up converters, demodulators, and implementing various types of modulation schemes, including PSK (phase shift keying), FSK (frequency shift keying), and MSK (minimum shift keying). A common method for digitally generating a complex or real valued sinusoid employs a look-up table scheme. The look-up table stores samples of a sinusoid. A digital integrator is used to generate a suitable phase argument that is mapped by the look-up table to the desired output waveform. A simple user interface accepts system-level parameters such as the desired output frequency and spur suppression of the generated waveforms.




Figure 1: Phase Truncation DDS (A simplified view of the DDS core)

©2005 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners. Xilinx reserves the right to change this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the accuracy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.

Theory of Operation

A high-level view of the DDS Core is presented in Figure 1. The Integrator (components D1 and A1) computes a phase slope that is mapped to a sinusoid (possibly complex) by the look-up table T1. The quantizer Q1, which is simply a slicer, accepts the high-precision phase angle $\Theta(n)$ and generates a lower precision representation of the angle denoted as $\Theta(n)$ in the figure. This value is presented to the address port of a look-up table that performs the mapping from phase-space to time.

The fidelity of a signal formed by recalling samples of a sinusoid from a look-up table is affected by both the phase and amplitude quantization of the process. The length and width of the look-up table affect the signal's phase angle resolution and the signal's amplitude resolution respectively. These resolution limits are equivalent to time base jitter and to amplitude quantization of the signal, and add spectral modulation lines and a white broad-band noise floor to the signal's spectrum.

Direct digital synthesizers use an addressing scheme with an appropriate look-up table to form samples of an arbitrary frequency sinusoid. If an analog output is required, the DDS presents these samples to a digital-to-analog converter (DAC) and a low-pass filter to obtain an analog waveform with the specific frequency structure. Of course, the samples are also commonly used directly in the digital domain. The look-up table traditionally stores uniformly spaced samples of a cosine and a sine wave. These samples represent single cycle of a length $N = 2^{B_{\Theta(n)}}$ prototype complex sinusoid and correspond to specific values of the sinusoid's argument $\Theta(n)$ as shown in Eq.(1).

$$\Theta(n) = n \frac{2\pi}{N} \quad (1)$$

where n is the time series sample index.

Quarter wave symmetry in the basis waveform can be exploited to construct a DDS that uses shortened tables. In this case, the two most significant bits of the quantized phase angle $\Theta(n)$ are used to perform quadrant mapping. This implementation results in a more area efficient implementation because the memory requirements are minimized: either fewer FPGA block RAMs or reduced distributed memory. Based on the Core customization parameters, the DDS core will automatically employ quarter-wave symmetry when appropriate¹.

Output Frequency

The output frequency, f_{out} , of the DDS waveform is a function of the system clock frequency f_{clk} , the number of bits $B_{\Theta(n)}$ in the phase accumulator and the phase increment value $\Delta\theta$. That is, $f_{out} = f(f_{clk}, B_{\Theta(n)}, \Delta\theta)$.

For very short tables, FPGA logic resources are actually minimized by storing a complete cycle. The user is not required to make any design decisions in this context; the CORE Generator will always produce the smallest core possible.

Output frequency in Hertz is defined as

$$f_{out} = \frac{f_{clk} \Delta\theta}{2^{B_{\Theta(n)}}} \text{ Hz} \quad (2)$$

For example, if the DDS parameters are

$$\begin{aligned} f_{clk} &= 120 \text{ MHz} \\ B_{\Theta(n)} &= 10 \\ \Delta\theta &= 12_{10} \end{aligned} \quad (3)$$

the output frequency will be

$$\begin{aligned} f_{out} &= \frac{f_{clk} \Delta\theta}{2^{B_{\Theta(n)}}} \text{ Hz} \\ &= \frac{120 \times 10^6 \times 12}{2^{10}} \\ &= 1406250 \text{ MHz} \end{aligned} \quad (4)$$

The phase increment value $\Delta\theta$ required to generate an output frequency f_{out} Hz is

$$\Delta\theta = \frac{f_{out} 2^{B_{\Theta(n)}}}{f_{clk}} \quad (5)$$

Frequency Resolution

The frequency resolution Δf of the synthesizer is a function of the clock frequency and the number of bits $B_{\Theta(n)}$ employed in the phase accumulator. The frequency resolution can be determined using the following equation

$$\Delta f = \frac{f_{clk}}{2^{B_{\Theta(n)}}} \quad (6)$$

For example, for the DDS parameters

$$\begin{aligned} f_{clk} &= 120 \text{ MHz} \\ B_{\Theta(n)} &= 32 \end{aligned} \quad (7)$$

the frequency resolution is

$$\begin{aligned} \Delta f &= \frac{f_{clk}}{2^{B_{\Theta(n)}}} \\ &= \frac{120 \times 10^6}{2^{32}} \\ &= 0.0279396 \text{ Hz} \end{aligned} \quad (8)$$

Phase Increment

The phase increment is an unsigned value. The phase increment term $\Delta\theta$ defines the synthesizer output frequency. Consider a DDS with the following parameterization

$$\begin{aligned} f_{clk} &= 100 \text{ MHz} \\ B_{\theta(n)} &= 28 \\ B_{\theta(n)} &= 12 \end{aligned} \quad (9)$$

to generate a sinusoid with frequency $f_{out} = 19 \text{ MHz}$, the required phase increment would be

$$\begin{aligned} \Delta\theta &= \frac{f_{out}}{f_{clk}} 2^{\frac{B_{\theta(n)}}{2}} \\ &= \frac{19 \times 10^6 \times 2^{12}}{100 \times 10^6} \\ &= 778.24 \end{aligned} \quad (10)$$

Spectral Purity Considerations

The fidelity of a signal formed by recalling samples of a sinusoid from a look-up table is affected by both the phase and amplitude quantization of the process. The length and width of the look-up table affect the signal's phase angle resolution and the signal's amplitude resolution respectively. These resolution limits are equivalent to time base jitter and to amplitude quantization of the signal and add spectral modulation lines and a white broad-band noise floor to the signal's spectrum.

In conjunction with the system clock frequency, the phase accumulator width determines the frequency resolution of the DDS. The accumulator must have a sufficient field width to span the desired frequency resolution. For most practical applications, a large number of bits are allocated to the phase accumulator in order to satisfy the system frequency resolution requirements. By way of example, if the required resolution is 1 Hz, and the clock frequency is 100 MHz, the required field width of the accumulator is

$$\begin{aligned} B_{\theta(n)} &= \log_2 \left[\frac{f_{clk}}{\Delta f} \right] \\ &= \left\lceil \log_2 \frac{100 \times 10^6}{1} \right\rceil \\ &= \lceil 26.5754 \rceil \\ &= 27 \text{ bits} \end{aligned} \quad (11)$$

here $\lceil \cdot \rceil$ denotes the ceiling operator. Due to excessive memory requirements, the full precision of the phase accumulator cannot be used to index the sine/cosine look-up table. A quantized (or truncated) version of the phase angle is used for this purpose. The block labeled Q1 in the phase truncation DDS, Figure 1, performs the phase angle quantization. The lookup table can be located in block or distributed memory.

Quantizing the phase accumulator introduces time base jitter in the output waveform. As shown in Eq. (12), this jitter results in undesired phase modulation that is proportional to the quantization error.

$$\begin{aligned} \Theta(n) &= \theta(n) + \delta\theta(n) \\ e^{j\Theta(n)} &= e^{j[\theta(n) + \delta\theta(n)]} = e^{j\theta(n)} e^{j\delta\theta(n)} \\ e^{j\delta\theta(n)} &\approx e^{j\delta\theta(n)} [1 + j\delta\theta(n)] \\ &= e^{j\theta(n)} + j\delta\theta(n) e^{j\theta(n)} \end{aligned} \quad (12)$$

Figure 2 shows the look-up table addressing error, complex output time-series and the spectral domain representation of the output waveform produced by the DDS structure shown in Figure 1. The normalized frequency for this signal is 0.022 Hz, which corresponds to phase accumulation steps of 7.92 degrees per output sample. The angular resolution of the 256-point look-up table is $360 / 256$ or 1.40625 degrees per address, which is equivalent to $7.92 / 1.40625$ or 5.632 addresses per output sample. Since the address must be an integer, the fractional part is discarded and the resultant phase jitter is the cause of the spectral artifacts. Figure 3 provides an exploded view of the spectral plot in Figure 2(c).




Figure 2: Phase truncation DDS. $f_{out} = 0.022 \text{ Hz}$, table depth = 256 12-bit precision samples. (a) Phase angle addressing error; (b) Complex output time series; (c) Output spectrum.




Figure 3: Phase truncation DDS. $f_{out} = 0.022 \text{ Hz}$, table depth = 256 12-bit precision samples. Exploded view of Figure 2 (c).

We make two observations related to the phase jitter structure level. Observe that the fractional part of the address count is a periodic (sawtooth) error sequence which is responsible for the harmonic rich (and aliased) low-level phase modulation evident in Figure 3. We also note that the peak distortion level due to incidental phase modulation is approximately 48 dB below the desired signal level, which is consistent with 6 dB/bit of address space. Put another way, 58 dB of spur suppression is required in the output waveform, as referenced to the 0 dB primary tone, the DDS lookup table must support at least $\lceil S/6 \rceil$ address bits. For example, if $S = 70$ dB, which means that the highest spur will be 70 dB below the main signal, then the minimum number of address bits for the lookup table is $\lceil 70/6 \rceil = 12$ bits; that is, a 4096-deep table.

Figure 4 and Figure 5 demonstrate the performance of a similar DDS to the one presented in Figure 2 but in this example 16-bit precision output samples have been used. Observe that the highest spur is still at the -48 dB level, and locating 4 additional bits to the output samples has not contributed to any further spur reduction. For a phase truncation DDS, the only option to further reduce the spur levels is to increase the depth of the look-up table.




Figure 4: Phase truncation DDS. $f_{out} = 0.022$ Hz, table length = 256 16-bit precision samples. (a) Phase angle addressing error. (b) Complex output time series. (c) Output spectrum.




Figure 5: Phase truncation DDS. $f_{out} = 0.022$ Hz, table depth = 256 16-bit precision samples. Exploded view of Figure 4 (c).

Further examples illustrating the performance of various DDS configurations are shown in Figure 6 through Figure 15. The configuration details are annotated on the plot. For some of these examples, the synthesized frequency has been swept across a small range of the available output bandwidth. For these cases, the sweep start frequency, stop frequency, frequency increment Δf and the number of tones in the sweep interval (*Num Tones*) is indicated. The analysis transform length and window function applied to the output time series is also indicated on the plots.




Figure 6:




Figure 7:




Figure 10:




Figure 8:




Figure 11:




Figure 9:




Figure 12:




Figure 13:




Figure 15:




Figure 14:

Figure 1 provides a simplified view of the DDS core. A detailed view is shown in Figure 16. This detailed figure is similar to the simplified view, but also indicates the DDS control and interface *signals* *CE*, *A*, *WE*, *DATA*, *RFD* and *RDY*. Also note the inclusion of the *PHASE OFFSET* register designated *POFF*. This register is used for applying a constant phase offset to the phase slope computed in the phase accumulator *PACC*. When the Core is customized, the phase offset source can be defined as either a register, a constant, or it can be omitted entirely. When the *register* option is selected, the phase offset value is supplied via the *DATA* port. The phase offset value is treated as an unsigned quantity. If necessary, the phase offset is zero-extended before it is added to the phase accumulator.




Figure 16: DDS Core (Detailed View)

he phase increment value can be sourced from either a register or a constant. When the registered option is selected, the *ATA* port supplies the phase increment value to the phase increment register. When the *constant* option is selected, the *DS* output frequency is fixed and cannot be adjusted once the core is embedded in a design.

Phase Dithered DDS

In the phase truncation DDS architecture shown in Figure 16, the quantizer Q1 introduces a phase error in the phase loop by discarding the least significant part, actually fractional component, of the high-precision phase accumulator. The phase error due to the discarded fractional part of the address count is a periodic series which results in an undesired spectral line structure. Figure 17 provides an example of this process for a DDS with a table depth $N=1024$ and table sample precision of 16 bits. Figure 17(a) is the phase error generated by taking the difference between the quantizer input and output signals, Figure 17(b) is the output time series and Figure 17(c) is the signal output spectrum. Observe in Figure 17(a) the periodic sawtooth structure of the phase error signal. The line spectrum associated with this correlated error sequence is impressed in the final output waveform and results in spectral lines in the synthesizer output spectrum. These spurious components can be clearly seen in Figure 17(c).




Figure 17: DDS plots showing (a) phase error time series, (b) complex output time series, (c) output spectrum. 1024 deep lookup table, 16-bit samples, output frequency is 0.333 Hz.

This structure can be suppressed by breaking up the regularity of the address error with an additive randomizing signal. This randomizing sequence, called *dither*, is a noise sequence, with variance approximately equal to the least significant integer bit of the phase accumulator. The dither sequence is added to the high-precision accumulator output prior to quantization by Q1. The resulting *dithered DDS* architecture is shown in Figure 18.

The dithered DDS supplies, approximately, an additional 12 dB of spurious free dynamic range (SFDR) in comparison to a phase truncation design. The additional logic resources required to implement the dither sequence generator are not significant.

To provide S dB of spur suppression using a phase truncation DDS, as referenced to the 0 dB primary tone, the internal lookup table must support at least $\lceil S/6 \rceil$ address bits. To achieve this same performance using the dithered architecture requires two fewer address bits, minimizing the number of block RAMs (or logic slices for a distributed memory implementation) used in the FPGA implementation. In summary, for a dithered DDS implementation, the number of address bits needed to support S dB spur suppression is equal to $\lceil S/6 \rceil - 2$.

Figure 19, Figure 20, and Figure 21 provide the results for several dithered DDS simulations. Figure 19 shows eight simulations for a complex dithered DDS employing a table depth $N=4096$ and 16-bit precision samples. For each plot the output frequency is different and is annotated on the plot. A phase truncation design would typically generate output spurs 72 dB below the output frequency, independent of the actual value of the output frequency. Indicated on each of the plots by the parameter A is the peak spur level achieved for the simulation. The eight spurs are -88.12, -88.22, -86.09, -88.80, -87.21, -87.55, -87.83, -87.12 dB below the output frequency. The worst case value of -86.09 is 14.09 dB better than a similarly configured phase truncation DDS.




Figure 18: Phase Dithered DDS Architecture

to achieve this same SFDR by extending the table length of phase truncation design would require extending the table by more than a factor of four.

Figure 20 and Figure 21 provide two more dithered DDS simulations where the output frequency is swept over a

band of frequencies. The spectrum for each discrete tone in the sweep band is overlaid to construct the final plot. The sweep start frequency, end frequency, number of tones in the sweep, and DDS configuration are annotated on the plot.




Figure 19: Dithered DDS Simulations. The DDS configuration is $N = 4096$, $B_s = 16$. The eight plots are spectral domain representations for eight different output frequencies. Each plot is annotated with the peak spur level.




Figure 20:




Figure 21:

Figure 20 the synthesized signal is swept over a range of frequencies starting from 0.0311 to 0.0415 Hz. There are 10 tones in the sweep separated in frequency by 0.00104 Hz. In this example the phase truncation DDS would produce peak spurs at -72 dB with respect to the 0 dB primary signal. The dithered DDS provides approximately 12 dB

better performance with the peak spur -84 dB below the output signal.

Figure 21 shows the results of a second swept frequency dithered DDS simulation. In this case the start frequency is 0.0313 Hz, the sweep termination frequency is 0.0813 Hz and there are 100 tones in the sweep. The frequency differential between successive simulations is 0.0005 Hz. A sim-

arly configured phase truncation DDS, with a table depth of 324 16-bit samples, would produce spurs approximately 3 dB below the output signal. Observe from the plot that the dithered DDS generates spurs that are 72 dB below the output signal.

Further advantage of the dithered DDS is that the spectral structure present in a phase truncation design is removed and the out-of-band signal is significantly whitened. This white broadband noise floor is more desirable than the line structured spectrum. In digital communication receivers that use a DDS for generating mixing signals for performing channelization functions, the spurs in a phase truncation DDS can act as low-level mixing tones and cause undesirable spectral contamination of the desired channel. For virtually all applications the preferred implementation is the dithered DDS.

Taylor Series Corrected DDS

The phase dithered DDS, as well as the phase truncation DDS, have a quantizer Q1 which produces a lower precision $\theta(n)$, by discarding the fractional component of the high precision $\theta(n)$. The reason for this quantization step is to keep the size of the lookup memory to a reasonable size. The trade-off is spectral purity. With the availability of embedded multipliers in the Virtex-II, Virtex-II Pro, Spartan-IIe, and Spartan-3 FPGAs, it is now practical, from a silicon-area standpoint, to use the previously discarded fractional bits to calculate corrections that can be added to the lookup table values and produce outputs with very high spurious free dynamic range (SFDR). These embedded multipliers are SIC like multipliers and do not consume any of the logic fabric. The Taylor series correction DDS fixes a number of parameters as described in the Parameters section under Noise Shaping. The additional resources required for the phase truncation DDS are two embedded multipliers, one constant coefficient multiplier, and four adders.

Figure 22, Figure 23, Figure 24, and Figure 25 show the results of four different Taylor series corrected DDS simulations. The Taylor series corrected architecture uses a table depth $N = 4096$ and 18-bit precision samples. However, the precision at the output of the feed-forward error processor is 31 bits. For each plot the output frequency is different and is noted directly on the plot. A similarly configured phase truncation DDS would produce spurs at -72 dB and a phase dithered DDS at -84 dB. The peak spurs for the four plots are -118.25, -118.13, -118.10, and -118.17 dB below the output frequency.

Figure 27 shows a swept frequency Taylor series corrected DDS. The starting frequency for this example is 0.0313 Hz, the final frequency is 0.0813 and there are 100 tones in the sweep. Using this configuration, a phase truncation DDS would produce peak spurs at approximately 72 dB below the output signal and a phase dithered DDS would produce peak spurs at approximately 84 dB below the output signal. As shown in the plot the Taylor series corrected DDS pro-

duced spurs that were all the way down to 118 dB below the output signal. This result is 34 dB better than the phase dithering DDS, 46 dB better than the phase truncation DDS, and still only consumes a single 18Kb block RAM for the lookup storage. Figure 28 shows another frequency sweep simulation with 35 tones over a broader frequency range.




Figure 22: Taylor series corrected DDS – single tone test. $f_0 = 0.0092518$.




Figure 23: Taylor series corrected DDS - single tone test. $f_0 = 0.22823$.




Figure 24: Taylor series corrected DDS - single tone test. $f_0 = 0.22823$.




Figure 27: Taylor series corrected DDS - frequency sweep simulation. 100 tones.




Figure 25: Taylor series corrected DDS - single-tone test. $f_0 = 0.30342$.




Figure 28: Taylor series corrected DDS - frequency sweep simulation. 35 tones.

Interface, Control, and Timing




Figure 26: Taylor series corrected DDS - single tone test. $f_0 = 0.47506$.



Figure 29: DDS Symbol

Table 1: Core Signal Pinout

Signal Name	Direction	Description
CLK	Input	Master Clock - active rising edge.
A [†]	Input	Address select for writing to the phase increment (PINC) memory and the phase offset (POFF) memory. When $A_{MSB}=0$, the PINC memory is selected. When $A_{MSB}=1$, the POFF memory is selected. The four lower order bits of A are used to address up to 16 channels for the currently selected memory. The memory map is shown in Table 2.
WE [†]	Input	Write enable - active high. Enables a write operation to the PINC or POFF memories.
CE [†]	Input	Clock enable - active high. CE must be high during normal Core operation, but it is not required to be active during a write access to the PINC or POFF memories.
DATA [†]	Input	Time shared data bus. The DATA port is used for supplying values to the PINC or POFF memories.
ACLRT [†]	Input	Asynchronous clear - active high. When ACLRT is asserted, the all registers in the Core are cleared. RDY is also deasserted.
SCLR [†]	Input	Synchronous clear - active high. When SCLR is asserted, all registers in the Core are cleared. RDY is also deasserted.
RDY [†]	Output	Output data ready - active high. Indicates when the output samples are available.

Table 1: Core Signal Pinout (Continued)

Signal Name	Direction	Description
RFD [†]	Output	Ready for data - active high. RFD is a dataflow control signal present on many Xilinx LogiCOREs. In the context of the DDS, it is supplied only for consistency with other LogiCOREs. This optional port is always tied to VCC.
CHANNEL [†]	Output	Channel index. Indicates which channel is currently available at the output when the DDS is configured for multi-channel operation. This is an unsigned two's complement signal. Its width is determined by the number of channels.
SINE	Output	Sine time-series.
COSINE	Output	Cosine time-series.

[†] denotes optional pin

Figure 30 shows the timing sequence for a single-channel DDS core. In this example, the DDS has both a phase increment (PINC) and a phase offset (POFF) memory. The PINC memory is first written with the PINC value 0x0010. This is realized by supplying the value on the DATA port and addressing the PINC memory by defining the MSB of the A port as $A_{MSB}=0$, as shown by the memory map in Table 2. Since this example is a single-channel case, the remaining four bits of the A port should be set to zeros. The write is performed on the positive clock edge. WE must be active; i.e., $WE=1$, to perform this operation. Immediately after the PINC memory is loaded, the value 0x1000 is written to the POFF memory. This requires $A_{MSB}=1$ and $WE=1$.

Table 2: Phase Increment and Phase Offset memory map

Address	Location Description
00000 - 01111	Phase Increment (PINC) values for channel 0 through 15
10000 - 11111	Phase Offset (POFF) values for channel 0 through 15




Figure 30: DDS Timing: single-channel




Figure 31: DDS Timing: multichannel

the memory is loaded on the rising edge of the clock. *CE* does not have to be active to write to either the *PINC* or *OFF* memories. The DDS will start operating once the clock enable is applied (*CE*=1). Since *CE* is an optional pin, DDS configurations that do not include this pin will begin operating once the FPGA is configured and the system clock is active. After a start-up latency (measured from the assertion of *CE*²) that depends on the pipelining configuration chosen for the core samples will be presented on the output port(s). This is indicated by *RDY*=1. For most configurations, the assertion by the Core of *RDY* indicates the first valid output sample. However, there is an exception. If a DDS is customized such that the *0-cycle* latency phase accumulator option is selected, and the sine-cosine look-up table is in distributed memory, and the table is purely com-

binatorial, any writes to the *PINC* register will be immediately reflected at the output port(s). This is irrespective of whether *CE* is asserted or not. In this situation, there are no registers between the *PINC* register and the output nodes, there is only a combinatorial arrangement of logic. Therefore, the *CE* pin cannot have any influence on this path through the system. The *CE* pin will, of course, still control the operation of the register (now in the upper arm of the phase accumulator shown in Figure 36 (b)) in the *PACC*. As illustrated in Figure 30, valid samples begin appearing at the output ports when *RDY* goes high.

The DDS can have an optional asynchronous clear or synchronous clear port. When either type of clear is applied, the *SINE* and *COSINE* output ports will assume a value of

² Assuming this part is present.

Figure 30 shows the *SCLR* being asserted and a new *PINC* value being written on the same clock. This results in *RDY* going low until the pipeline fills, and then back high when valid samples are available again. The new *PINC* value is 0x0030, which represents an output frequency that is three times that of the previous *PINC* value. The new output samples can be seen to be changing at a faster rate, as expected.

Figure 31 shows the timing for a four-channel DDS implementation. The *PINC* value for each channel is written on the first four clock cycles. Valid samples are available on the outputs when the *RDY* signal goes high. The additional *CHANNEL* port indicates which channel is currently available at the output.

Parameters

The DDS parameterization screens are shown in Figure 32, Figure 33, Figure 34, Figure 36, and Figure 37.

The customization parameter definitions are:

Component Name: The user-defined DDS component name.

Function: The DDS may have a quadrature output (sine and cosine), or a single output port — either sine or cosine. In addition, the sign of the output signal(s) can be defined using the *Negative Sine* and *Negative Cosine* checkboxes. For example, if the quadrature output option is selected (*Sine and Cosine* GUI option), and both the *Negative Sine* and *Negative Cosine* boxes are unchecked, then the output signal $s(n)$ is

$$s(n) = e^{j\Theta(n)} = \cos\Theta(n) + j \sin\Theta(n) \quad (13)$$

If the *Negative Sine* box has been checked, the output signal is defined by

$$s(n) = e^{-j\Theta(n)} = \cos\Theta(n) - j \sin\Theta(n) \quad (14)$$

- Channels:** The DDS core can generate a single-channel implementation as well as a multichannel implementation with support for up to 16 independent channels. If a multichannel implementation is generated, all channels will time-share the DDS outputs.

- DDS Performance Options:** Both system-level and circuit-level performance requirements are specified and the DDS core generates an implementation to meet these requirements
 - DDS Clock Rate:** The frequency at which the DDS core will be clocked
 - Spurious Free Dynamic Range (SFDR):** This parameter defines the frequency domain requirements of the out-of-band noise generated by the DDS outputs. The range is from 16 to 115 dB of spur suppression. Note that an SFDR value of 102 dB or greater will force an implementation employing a Taylor Series Correction which requires the use of embedded multipliers.
 - Frequency Resolution:** This parameter determines the granularity of the tuning frequency. If the value entered is 10, the tuning frequency can be adjusted to a precision of 10 Hz. As an example, you could tune the DDS to a frequency of 5.00003 MHz.




Figure 32: DDS Parameterization Screen - Field 1

Output Frequencies: For each channel, an independent frequency can be entered into the table for the Sine and Cosine outputs. The allowable upper range is displayed above the table and is calculated by taking one half of the DDS clock rate and then dividing by the total number of channels. This upper limit is required so that the DDS clock rate does not drop below the Nyquist frequency.

- **Phase Increment:** The user has the choice of making the output frequency a constant value or in-circuit changeable. Selecting *Fixed* will make the frequencies constant and selecting *Programmable* will allow the phase increment values to be changed in-circuit. If *Programmable* is selected, the values entered in the table will be the initial frequencies that take effect once the FPGA has been configured. If an ACLR or SCLR signal is asserted, the output frequencies settings will not be altered. Note that the *Fixed* or *Programmable* option is applied for all DDS channels.

Phase Offset Angles: An independent offset can be added to the phase angle of each channel by entering a value into the table. The entered values will be multiplied by 2π radians. The valid range is -1.0 to 1.0.

- **Phase Offset:** The user has the choice of making the phase offset angles a constant value, in-circuit changeable, or not used. Selecting *Fixed* will make the offsets constant; selecting *Programmable* will allow them to be changed in-circuit; selecting *None* will prevent any offset from being added. If *Programmable* is selected, the values entered in the table will be the initial offsets that will take effect once the FPGA has been configured. If an ACLR or SCLR signal is asserted, the phase offset angles settings will not be altered. Note that the *Fixed*, *Programmable*, or *None* option is applied for all DDS channels.

- **Clear Options:** If the *ACLR Pin* is selected, the core will be generated with a asynchronous reset. If the *SCLR Pin* is selected, the core will be generated with a reset that is synchronized to the clock. When asserted, the internal logic returns to its initialized state. Note that all programmable values are retained. The Sine and Cosine output ports will be driven to zeros until enough clock cycles have passed to fill the core's internal pipeline, which can be determined by the Latency value.
- **Clock Enable:** The Core can have an optional clock enable port.




Figure 33: DDS Parameterization Screen - Field 2




Figure 34: DDS Parameterization Screen - Field 3

Noise Shaping: The radio buttons in this frame control whether a phase truncation, dithered DDS, or Taylor series corrected DDS implementation are generated. When *Auto* is selected, the noise-shaping type will be automatically determined, based on other core parameters including *SFDR*. When *None* is selected, a phase truncation DDS is produced. When *Phase Dithering* is selected, a dithered DDS Implementation is generated. When *Taylor Series Corrected* is selected, a Taylor series corrected DDS implementation is generated. Taylor series corrected implementations are supported for only Virtex-II, Virtex-II Pro, Spartan-IIe, and Spartan-3 FPGAs. The *Taylor Series Corrected* radio button will be disabled when other architectures are selected. When *Taylor Series Corrected* is selected, the accumulator width will be fixed to 32 bits;

the phase angle width will be fixed to 12 bits; the memory type will be fixed to block ROM; outputs required will be fixed to sine and cosine; negative sine will be fixed to true; negative cosine will be fixed to false; pipelining will be fixed to true, and the output width will be fixed to 20 bits.

- Memory Type:** This field controls the location of the DDS trigonometric lookup table. When *Distributed ROM* is selected, the table is placed in distributed memory. If *Block ROM* is selected, the table will be implemented using block memory. If *Auto* is selected, the actual memory type will be automatically determined, based on other core parameters, including *SFDR*.
- Handshaking Options:** Optional handshaking ports—*RDY* and *RFD*—can be included on the Core. The *RFD* output signal is simply tied to VCC and is an optional port that can be included for compatibility with other Xilinx LogiCORE products that employ this style of dataflow interface. As shown in Figure 30, the *RDY* output signal identifies when valid sine/cosine samples appear on these ports after the Core is started from rest — either after system power-on or a reset (synchronous or asynchronous). Any type of core reset will cause *RDY* to be removed (*RDY*=0). When the *Channels* parameter is set to a value of two or more and the *Channel Pin* parameter is selected, an additional output will be generated to indicate which channel the current output samples belong to.
- Pipelined:** When *Pipelined* is selected, the core will be generated with pipelining registers inserted throughout the datapath. The insertion of pipeline registers enables the core to run at higher clock rates by shortening the delays between register stages. Pipelining increases the latency of the core, which is reported by the *Latency* value on the summary page of the GUI (Figure 35). If *Pipelined* is not selected, the latency of the core will be zero when a distributed memory implementation has been selected and the latency will be one when a block memory implementation has been selected.




Figure 35: DDS Parameterization Screen - Field 4

Phase Accumulator: Phase accumulator precision. This field defines the precision of the *PACC* register (Figure 16). The location of the register in the phase accumulator is controlled by the latency selection options. When the *one-cycle* latency option is selected, the phase accumulator will be as shown in Figure 36(a). When the *zero-cycle* option is selected, the arrangement in Figure 36(b) is employed.

Layout: This checkbox controls whether a relationally placed MACRO (RPM) or a module with no placement information is generated. When checked, an RPM is produced.




Figure 36: Register Options for the Phase Accumulator--PACC



Figure 37: DDS Parameterization Screen - Field 5

Table 3: Virtex Core Resource Utilization for Various Table Sizes (Distributed ROM Implementation: 32-bit Data Width; 32-bit Phase Accumulator Width)

Phase Angle Width	Output Width	Single Output	Sine and Cosine
6*	8	32	49
	12	40	65
	16	48	81
	32	80	145
8	8	43	71
	12	53	91
	16	63	111
	32	103	191
10	8	95	175
	12	133	251
	16	171	327
	32	323	631

* Fullwave gets stored.
Note: Slice count is an approximation.

Table 4: Virtex-II Core Resource Utilization for Various Table Sizes (Distributed ROM Implementation: 32-bit Data Width; 32-bit Phase Accumulator Width)

Phase Angle Width	Output Width	Single Output	Sine and Cosine
6*	8	32	49
	12	40	65
	16	48	81
	32	80	145
8*	8	80	145
	12	112	209
	16	144	273
	32	272	529
10	8	89	162
	12	123	230
	16	157	296
	32	292	568

* Fullwave gets stored.
Note: Slice count is an approximation.

Table 5: Virtex Core Resource Utilization for Various Table Sizes (Block ROM Implementation: 32-bit Data Width; 32-bit Phase Accumulator Width)

Theta Width	Output Width	Single Output		Sine and Cosine	
		No. of Slices	No. of Block ROMs	No. of Slices	No. of Block ROMs
6	8	16	1*	17	1*
	12	16	1*	17	1*
	16	16	1*	17	1*
	32	16	1*	62	2
8	8	16	1*	17	1*
	12	16	1*	17	1*
	16	16	1*	17	1*
	32	42	1	68	2
10	8	33	1	50	1
	12	35	1	54	1
	16	37	1	58	1
	32	45	2	74	2
13	8	37	4	59	4
	12	39	6	63	6
	16	41	8	67	8
	32	48	16	81	16

Table 5: Virtex Core Resource Utilization for Various Table Sizes (Block ROM Implementation: 32-bit Data Width; 16-bit Phase Accumulator Width) (Continued)

Theta Width	Output Width	Single Output		Sine and Cosine	
		No. of Slices	No. of Block ROMs	No. of Slices	No. of Block ROMs
16	8	69	28	120	28
	12	87	44	156	44
	16	105	60	192	60
	32	239	124	461	124

Table 6: Virtex-II Core Resource Utilization for Various Table Sizes (Block ROM Implementation: 32-bit Data Width; 16-bit Phase Accumulator Width)

Phase Angle Width	Output Width	Single Output		Sine and Cosine	
		No. of Slices	No. of Block ROMs	No. of Slices	No. of Block ROMs
6	8	16	1*	17	1*
	12	16	1*	17	1*
	16	16	1*	17	1*
	32	16	1*	17	1*
8	8	16	1*	17	1*
	12	16	1*	17	1*
	16	16	1*	17	1*
	32	16	1*	17	1*
10	8	16	1*	17	1*
	12	16	1*	17	1*
	16	16	1*	17	1*
	32	45	1	74	1
13	8	36	1	57	1
	12	38	2	61	2
	16	40	2	65	2
	32	49	4	83	4
16	8	39	7	62	7
	12	63	10	110	10
	16	65	14	114	14
	32	122	28	226	28

ultrawave gets stored.

Note: Slice count is an approximation.

The additional logic required for the phase dithered DDS is 55 slices. The total slice count can be calculated by adding 55 to any of the slice count data shown in Table 3, Table 4, Table 5, and Table 6.

The utilization for the Taylor series corrected DDS is as follows: 315 slices; one 18Kb block RAM, and two 18x18s embedded multipliers.

CO File Parameters

Parameters supplied via the filter GUI are captured and logged to the .xco file. The full name of this file is simply the Component Name with an .xco file extension. Table 7 defines the .xco file parameter names and range specifications. Figure 38 is an example .xco file.

Table 7: XCO File Parameter Names, Definitions, and Range Specifications

Parameter Name	Definition	Range
busFormat	Controls the notation employed for identifying buses in the output edif netlist file	{BusFormatAngleBracket BusFormatParen}
simulationOutputProducts	Core HDL simulation selection — either VHDL or Verilog	{VHDL VERILOG}
viewLogicLibraryAlias	Pathname to Viewlogic directory	Valid path name for the user's operating system
xilinxFamily	The FPGA target device family	{Virtex Virtexe Virtex2 Virtex2p Spartan2 Spartan2e Spartan3}
designFlow	HDL flow specifier	{VHDL VERILOG}
flowVendor	Design flow vendor information	{Other Synplicity Exemplar Synopsis Foundation}
channels	The number of independent channels the generated core will support	[1,...,16]
create_rpm	When <i>create_rpm=true</i> a Core with embedded physical placement information is generated. If <i>create_rpm=false</i> the Core is generated without placement data.	{true false}
pipelined	This parameter controls the degree of pipelining employed in the sinc/cosine lookup table. When set to <i>true</i> the table is fully pipelined. When set to <i>false</i> the minimum (zero for the case of a distributed ROM) number of pipeline registers are used.	{true false}
noise_shaping	When <i>noise_shaping=Taylor_Series_Corrected</i> , a Taylor series corrected DDS is generated. When <i>noise_shaping=Phase_Dithering</i> , a dithered DDS is generated. When <i>noise_shaping=None</i> , a phase truncation DDS is generated. When <i>noise_shaping=Auto</i> , the noise shaping type will be determined by the core.	{Taylor_Series_Corrected Phase_Dithering None Auto}
clock_enable	Clock enable. When <i>ce_enable=true</i> a clock enable port is included on the component. When <i>clock_enable=false</i> the clock enable port suppressed.	{true false}
spectral_purity_free_dynamic_range	A quantity that describes the spectral purity of the output waveforms	[18,...,115]

Table 7: XCO File Parameter Names, Definitions, and Range Specifications (Continued)

Parameter Name	Definition	Range
accumulator_latency	The user may control the position of the register in the phase accumulator. When <i>accumulator_register=ONE_CYCLE</i> the register location shown in Figure 38(a) is employed. When <i>accumulator_register=ZERO_CYCLE</i> , the register location shown in Figure 38(b) is employed.	{ONE_CYCLE ZERO_CYCLE}
clr_pin	Synchronous clear. When <i>sclr_pin=true</i> , a synchronous reset port is included on the component. When <i>sclr_pin=false</i> , the synchronous reset port is suppressed.	{true false}
rdy_pin	When <i>rdy_pin=true</i> , the DDS Core includes a <i>RDY</i> output signal. If <i>rdy_pin=false</i> , the <i>RDY</i> port is suppressed.	{true false}
memory_type	The sine/cosine samples can be stored in distributed or block memory. When <i>memory_type=Block_ROM</i> , the samples are stored in Block memory. When <i>memory_type=Distributed_ROM</i> , distributed memory is used. When <i>memory_type=Auto</i> , the memory type will be determined by the core.	{Block_ROM Distributed_ROM Auto}
phase_increment	The phase increment value, that is the delta phase increment supplied to the phase accumulator, may be sourced (by the <i>PACC</i>) from either a memory (<i>phase_increment=Programmable</i>) or a constant (<i>phase_increment=Fixed</i>).	{Programmable Fixed}
channel_pin	If <i>channels</i> is greater than one, a <i>CHANNEL</i> port can optionally be added	{true false}
dds_clock_rate	Frequency of the DDS clock signal	[0,...,300]
aclr_pin	Asynchronous clear. When <i>aclr_pin=true</i> , an asynchronous reset port is included on the component. When <i>aclr_pin=false</i> , the asynchronous reset port is suppressed.	{true false}
component_name	Textbox that defines the DDS component name	Any valid file name for the user's operating system consisting of the letters a...z, 0...9 and '_'. The component name may be a maximum of 32 characters.
negative_sine	Applicable only if a sine port has been specified for the particular core instance. When <i>negative_sine=false</i> , the signal presented at the <i>sine</i> port is $\sin(\theta(n))$. When <i>negative_sine=true</i> , the signal presented at the <i>sine</i> port is $-\sin(\theta(n))$.	{true false}

Table 7: XCO File Parameter Names, Definitions, and Range Specifications (Continued)

Parameter Name	Definition	Range
outputs_required	The DDS may be customized to provide a sine-only output (<i>function=Sine</i>), cosine-only output (<i>function=Cosine</i>) or both sine and cosine (quadrature) outputs (<i>function=Sine_and_Cosine</i>).	{Sine Cosine Sine_and_Cosine}
output_frequencies	A comma-delimited set of frequency values. The number of values is determined by the <i>channels</i> value. Frequency values are decimals.	
negative_cosine	Applicable only if a cosine port has been specified for the particular core instance. When <i>negative_cosine=false</i> , the signal presented at the <i>cosine</i> port is $\cos \theta(n)$. When <i>negative_cosine=true</i> , the signal presented at the cosine port is $-\cos \theta(n)$.	{true false}
rfd_pin	When <i>rfd_pin=true</i> , the DDS core includes a <i>RFD</i> output signal. If <i>rfd_pin=false</i> , the <i>RFD</i> port is suppressed.	{true false}
phase_offset_angles	A comma-delimited set of phase offset angle factors. The number of values is determined by the <i>channels</i> value. Phase offset values are decimals from -1.0 to 1.0.	
frequency_resolution	A decimal value which determines the granularity of the <i>output_frequencies</i>	
phase_offset	As shown in Figure 16, an optional phase offset can be introduced at the output of the phase accumulator. When <i>phase_offset=Programmable</i> , this value is supplied by a memory. When <i>phase_offset=Fixed</i> , the phase offset is a constant that is supplied by the <i>phase_offset_angles</i> field when the core is elaborated. If <i>phase_offset=None</i> , no phase offset is included in the datapath.	{Programmable Fixed None}

```

# Xilinx CORE Generator 5.1.02i; Cores Update # 1
# Username = nyquist
# COREGenPath = c:\xilinx\coregen
# ProjectPath=C:\xilinx_projects\DSGroup\ip_portfolio\dds\core
# ExpandedProjectPath = C:\xilinx_projects\DSGroup\ip_portfolio\dds\core
# Core name: xco_example
SET BusFormat = BusFormatPare
SET SimulationOutputProducts = VHDL
SET ViewLogicLibraryAlias = ""
SET XilinxFamily = Virtex2
SET DesignFlow = VHDL
SET FlowVendor = Synplcity
SELECT Direct_Digital_Synthesizer Virtex2 Xilinx_Inc. 4.2
CSET channels = 1
CSET create_rpm = true
CSET pipelined = true
CSET noise_shaping = Taylor_Series_Corrected
CSET clock_enable = true
CSET spurious_free_dynamic_range = 104
CSET accumulator_latency = One_Cycle
CSET sclr_pin = false
CSET rdy_pin = true
CSET memory_type = Block_ROM
CSET phase_increment = Programmable
CSET channel_pin = false
CSET dds_clock_rate = 100.0
CSET actr_pin = false
CSET component_name = xco_example
CSET negative_sine = true
CSET outputs_required = Sine_and_Cosine
CSET output_frequencies = 33.333
CSET negative_cosine = false
CSET rfd_pin = false
CSET phase_offset_angles = 0.0
CSET frequency_resolution = 0.4
CSET phase_offset = None
GENERATE

```

Figure 38: Example DDS XCO File

IS Design Example 1

Consider a DDS that is to satisfy the following requirements

frequency resolution $\Delta f = 0.25$ Hz
 minimum spur suppression $S = 96$ dB
 $f_{clk} = 120$ MHz
 Quadrature output: $s(n) = e^{-j(\theta(n)+\phi)} \cos(\theta(n)+\phi) - \sin(\theta(n)+\phi)$
 where the phase offset $\phi \rightarrow \pi/4$ radians

DDS GUI accepts system-level parameters instead of low-level parameters such as the width of the phase accumulator, width of the phase angle, etc. Because of this all of the requirements above can be entered into the GUI directly without having to calculate low-level core details. To illustrate this example 1 will show some calculations that the GUI does automatically.

The field width of the phase accumulator (PACC in Figure 29) defines the DDS frequency resolution according

$$\Delta f = \frac{f_{clk}}{2^{N_{PACC}}} \quad (15)$$

Therefore, the bit-precision for the PACC register is

$$\begin{aligned}
 B_{PACC} &= \left\lceil \log_2 \left[\frac{f_{clk}}{\Delta f} \right] \right\rceil \\
 &= \left\lceil \log_2 \left[\frac{120 \times 10^6}{0.25} \right] \right\rceil \\
 &= \lceil 28.838459 \rceil \\
 &= 29 \text{ bits}
 \end{aligned} \quad (16)$$

The spur suppression requirement is the dominant consideration when selecting the depth of the sine/cosine lookup table. Of course, the table samples must be specified with an appropriate precision to support this value. As noted in an earlier section of this document, each sine/cosine table address bit contributes approximately 6 dB of spur suppression. To meet the -96 dB spur level, the number of address bits required is

$$\begin{aligned}
 B_{EXC} &= \left\lceil \frac{96}{6} \right\rceil \\
 &= \lceil 16 \rceil \\
 &= 16 \text{ bits}
 \end{aligned} \quad (17)$$

the table depth N is

$$N = 2^{B_{\text{out}}} = 2^{16} = 65536 \text{ samples} \quad (18)$$

the phase offset value $POFF$ is determined as

$$\begin{aligned} POFF &= 2^{B_A} \cdot \frac{\phi}{2\pi} \\ &= \left\lceil 2^{29} \cdot \frac{\pi/4}{2\pi} \right\rceil \\ &= 67108864_{10} \end{aligned} \quad (19)$$

to generate a 10.2 MHz output signal the phase increment could be

$$\begin{aligned} \Delta\theta &= \frac{f_{\text{out}} 2^{B_{\text{out}}}}{f_{\text{clk}}} \\ &= \frac{10.2 \times 10^6 \times 2^{16}}{120 \times 10^6} \\ &= \lceil 45634027.52 \rceil \\ &= 45634028 \end{aligned} \quad (20)$$

If the $PINC$ is configured to be programmable then the output frequency can be adjusted while the DDS is running. In order for the DDS to be tuned to 8.2 MHz the new $PINC$ can be calculated to be

$$\begin{aligned} \Delta\theta &= \frac{f_{\text{out}} 2^{B_{\text{out}}}}{f_{\text{clk}}} \\ &= \frac{8.2 \times 10^6 \times 2^{29}}{120 \times 10^6} \\ &= \lceil 36686178.98 \rceil \\ &= 36686178 \end{aligned} \quad (21)$$

When this new value is written to the $PINC$ memory it must be presented on the $DATA$ port along with an active WE and appropriate address on the A port. The $DATA$ port will assume the same width as the $PACC$ which was calculated to be 29 bits. The width of the $DATA$ port is also reported on page 4 (Figure 35) of the GUI. The $PINC$ value represented as a 29-bit binary value is

$P = 000100010111111001001011000$

Figure 39 is a spectral plot of the 10.2 MHz output signal. Note that the highest spur meets the 96 dB spur suppression requirement.




Figure 39: Phase truncation DDS example 1. 10.2 MHz output tone. The highest spur is below the required 96 dB suppression value. The table depth is 65536 samples.

In this example, the phase truncation DDS requires 16 of the 18Kb block RAMs for the lookup table storage. If a phase dithered DDS is used the table depth can be reduced to 16384 samples which reduces the memory requirement to 4 block RAMs. The output power spectrum for the preferred dithered DDS design is shown in Figure 40. Note that the minimum spur suppression has been achieved and the line structure of the spectrum shown in Figure 39 is no longer present.




Figure 40: Dithered DDS design for example 1. 10.2 MHz output tone.

Using the dithered DDS, the highest spur, at -99.4038 dB, is well below the required 96 dB suppression value. If Virtex-II, Virtex-II Pro, Spartan-IIe, or Spartan-3 FPGAs are being used and two embedded multipliers are available the Taylor series corrected DDS can be used. While this architecture produces spurs at about -115 dB, which is much cleaner than the required -96 dB, the table depth is reduced to 4096 samples which fits in a single 18Kb block RAM. The output

power spectrum for the Taylor series corrected DDS is shown in Figure 41.




Figure 41: Taylor series corrected DDS design for example 1, 1. 10.2Mhz output tone.

Using the same requirements as before this example can be extended to use a multi-channel DDS. In doing so some of the calculations change slightly. Assuming a four channel DDS the frequency resolution is defined by

$$\Delta f = \frac{f_{clk}}{2^{B_{PACC}}} \tag{22}$$

therefore, the bit-precision for the PACC register is

$$\begin{aligned} B_{PACC} &= \log_2 \left[\frac{f_{clk}}{\Delta f} \right] \\ &= \left\lceil \log_2 \left[\frac{120 \times 10^6}{0.25} \right] \right\rceil \\ &= \lceil 26.83845 \rceil \\ &= 27 \text{ bits} \end{aligned} \tag{23}$$

Assuming that the four tones to be generated are 8.2 MHz, 10.2 MHz, 12.2 MHz, and 14.2 MHz, the phase increment could be

$$\begin{aligned} \Delta \theta &= \frac{f_{out} 2^{B_{PACC}}}{f_{clk}} \\ &= \frac{f_{out} \times 2^{13}}{\frac{120 \times 10^6}{4}} \end{aligned} \tag{24}$$

$$\begin{aligned} \Delta \theta_0 &= 1120 \\ \Delta \theta_1 &= 1393 \\ \Delta \theta_2 &= 1666 \\ \Delta \theta_3 &= 1939 \end{aligned}$$

These four PINC values represented as 27-bit binary values are

$$\begin{aligned} \Delta \theta_0 &= 000000000000000001000110000_2 \\ \Delta \theta_1 &= 0000000000000000010101110001_2 \\ \Delta \theta_2 &= 000000000000000001101000010_2 \\ \Delta \theta_3 &= 0000000000000000011110010011_2 \end{aligned} \tag{25}$$

Figure 42 shows the power spectrum for the four-channel DDS implemented as a Taylor series corrected DDS.




Figure 42: Power spectrum for the four-channel DDS implemented as a Taylor series corrected DDS.

DDS Design Example 2

Consider a DDS that is to satisfy the following requirements

frequency resolution $\Delta f = 0.3$ Hz

minimum spur suppression $S = 82$ dB

$f_{clk} = 80$ MHz

Quadrature output: $s(n) = e^{-j\theta(n)} \cos(\theta(n) + \phi) - \sin(\theta(n) + \phi)$

where the phase offset $\phi = -50$ degrees

The DDS GUI has been redesigned allowing the user to enter system-level parameters instead of low-level parameters such as the width of the phase accumulator. Because this all of the requirements above can be entered into the GUI directly without having to calculate low-level core details. As an exercise this example will show some calculations that the core does automatically.

The field width of the phase accumulator (PACC in Figure 29), defines the DDS frequency resolution according to

$$\Delta f = \frac{f_{clk}}{2^{B_{PACC}}} \quad (26)$$

therefore, the bit-precision for the PACC register is

$$B_{(n)} = \left\lceil \log_2 \left[\frac{f_{clk}}{\Delta f} \right] \right\rceil$$

$$= \left\lceil \log_2 \left[\frac{80 \times 10^6}{0.3} \right] \right\rceil$$

$$= \left\lceil 27.99046 \right\rceil$$

$$= 28 \text{ bits}$$
(27)

The spur suppression requirement is the dominant consideration when selecting the depth of the sine/cosine look-up table. Of course, the table samples must be specified with an appropriate precision to support this value. As noted in an earlier section of this document, each sine/cosine table address bit contributes approximately 6 dB of spur suppression. To meet the -82 dB spur level, the number of address bits required is

$$B_{e(n)} = \left\lceil \frac{82}{6} \right\rceil$$

$$= \left\lceil 13.666\bar{6} \right\rceil$$

$$= 14 \text{ bits}$$
(28)

the table depth N is

$$N = 2^{B_{e(n)} + B_{PACC}} = 2^{14 + 28} = 16384 \text{ samples} \quad (29)$$

In this example, the required phase offset has been specified as a negative value. The phase offset value -50 degrees is the same as +310 degrees.

The phase offset value $POFF$ is determined as

$$POFF = N \cdot \frac{\phi}{360}$$

$$= \left\lceil 16384 \cdot \frac{310}{360} \right\rceil \quad (30)$$

$$= 14336_{10}$$

To generate an 8.4 MHz output signal, the phase increment would be

$$\Delta \theta = \frac{f_{out} 2^{B_{PACC}}}{f_{clk}}$$

$$= \frac{8.4 \times 10^6 \times 2^{28}}{80 \times 10^6}$$

$$= \left\lceil 1720.32 \right\rceil$$

$$= 1720$$
(31)

If the DDS is configured such that the output frequency is programmable then the value of 1720 must be presented on the *DATA* port for writing to the *PINC* memory. The *DATA* port will assume the same width as the *PACC* which was calculated to be 28 bits. The *PINC* value represented as a 28-bit binary value is $\Delta \theta = 0001101011100001010001111011_2$.

Figure 43 is a spectral plot of the 8.4 MHz output signal. Observe that the highest spur meets the 82 dB spur suppression requirement.




Figure 43: Phase truncation DDS example 2. 8.4 MHz output tone. The highest spur is below the required 82 dB suppression value.

The output power spectrum for the preferred dithered DDS design is shown Figure 44. In this case a 4096-deep table has been employed. Note that the minimum spur suppression has been achieved and the line structure of the spectrum shown in Figure 43 is no longer present. Since the desired spur suppression has been achieved while only consuming a single 18Kb block RAM the phase dithered DDS is the best area efficient solution, since moving to the Taylor series corrected architecture would require more resources.




Figure 44: Dithered DDS Design for Example 2. 8.4 MHz output tone. Using the dithered DDS the highest spur, at 88 dB, is below the required 82 dB suppression value. The design uses a table that is one quarter the depth of the phase truncation implementation.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
03/15/03	1.0	Initial revision history.
05/21/04	2.0	Updated document to support Xilinx software v6.2i and Virtex-4 FPGA.
04/28/05	2.1	Updated support for Spartan-3E and Xilinx ISE software v7.1i.

Ordering Information

This core may be downloaded from the Xilinx [IP Center](#) for use with the Xilinx CORE Generator system v7.1i and later. The CORE Generator system is bundled with the ISE Foundation software at no additional charge.

To order Xilinx software, please visit the Xilinx [Silicon Xpresso Cafe](#) or contact your local Xilinx [sales representative](#).

Information on additional Xilinx LogiCORE modules is available on the Xilinx [IP Center](#).