

SKRIPSI

PERENCANAAN DAN PEMBUATAN PARKIR PRABAYAR DENGAN MENGGUNAKAN RFID BERBASIS MIKROKONTROLLER AT89S52



Disusun Oleh :

RIO HARIS ROSDIANSYAH

02 17 099

**MILIK
PERPUSTAKAAN
ITN MALANG**

**KONSENTRASI TEKNIK ELEKTRONIKA
JURUSAN TEKNIK ELEKTRO S-1
FAKULTAS TEKNOLOGI INDUSTRI
INSTITUT TEKNOLOGI NASIONAL
MALANG
2008**

LEMBAR PERSETUJUAN

PERANCANGAN DAN PEMBUATAN PARKIR PRABAYAR DENGAN MENGGUNAKAN RFID BERBASIS MIKROKONTROLLER AT89S52

SKRIPSI

*Diajukan Untuk Memenuhi salah satu Syarat Memperoleh Gelar Sarjana Teknik Pada
Jurusan Teknik Elektro S-1 Konsentrasi Teknik Elektronika*


Oleh :


Rio Haris Rosdiansyah
02 17 099

Diperiksa dan Disetujui,

Dosen Pembimbing I

Dosen Pembimbing II


Ir. F. Yudi Limpraptono, MT
NIP. Y. 1039500274


Ir. Yusuf Ismail Nakhoda, MT
NIP. Y. 1018800189

Mengetahui,

Ketua Jurusan Teknik Elektro S-1




Ir. F. Yudi Limpraptono, MT
NIP. Y. 1039500274

**JURUSAN TEKNIK ELEKTRO S-1
KONSENTRASI TEKNIK ELEKTRONIKA
FAKULTAS TEKNOLOGI INDUSTRI
INSTITUT TEKNOLOGI NASIONAL
MALANG
2008**



**INSTITUT TEKNOLOGI NASIONAL MALANG
FAKULTAS TEKNOLOGI INDUSTRI
JURUSAN TEKNIK ELEKTRO S-1
KONSENTRASI TEKNIK ELEKTRONIKA**

**BERITA ACARA UJIAN SKRIPSI
FAKULTAS TEKNOLOGI INDUSTRI**

Nama Mahasiswa : Rio Haris Rosdiansyah
NIM : 02.17.099
Jurusan : Teknik Elektro S-1
Konsentrasi : Teknik Elektronika
Judul Skripsi : **"PERANCANGAN DAN PEMBUATAN PARKIR
PRABAYAR DENGAN MENGGUNAKAN RFID
BERBASIS MIKROKONTROLLER AT89S52"**

Dipertahankan dihadapan Tim Penguji Skripsi Jenjang Strata Satu (S-1) pada:

Hari : Rabu
Tanggal : 24 September 2008
Dengan Nilai : 83,25 (A) *By*



**(Ir. Mochtar Asroni, MSME.)
NIP. Y. 1018100036**

Panitia Ujian Skripsi

Sekretaris

**(Ir. F. Yudi Limpraptono, MT.)
NIP. Y. 1039500274**

Anggota Penguji

Penguji Pertama

**(Joseph Dedy Irawan, ST, MT.)
NIP. 132315178**

Penguji Kedua

**(Sotyo Hadi, ST, MSc.)
NIP. Y. 1039700309**

ABSTRAKSI

(Rio Haris Rosdianyah, 0217099, Teknik Elektro S-1/Teknik Elektronika)

(Dosen Pembimbing I : Ir. F. Yudi Limpraptono, MT.)

(Dosen Pembimbing II : Ir. Yusuf Ismail Nakhoda, MT.)

Pada skripsi ini telah direalisasikan sebuah sistem pengelolaan lokasi parkir prabayar dengan menggunakan RFID dan *sensor infra red* pada setiap baris parkir pada setiap kolomnya, dimana sistem monitoring *sensor* tersebut bebasiskan mikrokontroller.

Untuk merealisasikan sistem parkir RFID dan *sensor infra red* yang bebasiskan mikrokontroller maka disini menggunakan modul RFID *reader* dan mikrokontroller pada masing-masing kolom untuk mengatasi masalah jarak yang luas pada lokasi parkir serta digunakan *interface serial* RS-232 to RS-485 sehingga nantinya dapat mengatasi jarak yang jauh melalui komunikasi *serial*. Sistem parkir RFID ini nantinya menggunakan sistem pembayaran prabayar (deposit) dan memberikan pengguna informasi saran parkir terdekat yang dapat mereka gunakan.

Untuk menjangkau wilayah yang luas maka pada sistem parkir prabayar ini digunakan 3 mikrokontroller, 1 mikrokontroller control dan 2 mikrokontroller *sensor*. RFID *reader* yang digunakan adalah ID-12 dimana jarak baca dengan *tag* sejauh kurang lebih 5 cm. Terdapat 2 mode pada *project* Delphi sistem parkir prabayar yaitu Admin dan Operator dimana Admin mempunyai kewenangan lebih tinggi untuk merubah isi dari *data base*. Secara umum, sistem ini dapat berjalan dengan baik yaitu dengan menempatkan kendaraan dengan benar dan digunakan sesuai dengan prosedur yang telah disebutkan.

Kata Kunci : RFID, *Infra Red*, RS-232, RS-485, Mikrokontroller.

KATA PENGANTAR

Alhamdulillah, puji syukur kehadiran-Mu Ya Allah yang telah memberikan Rahmat dan Hidayah-Nya, sehingga penyusun dapat menyelesaikan skripsi yang berjudul "Perancangan Dan Pembuatan Parkir Prabayar dengan Menggunakan RFID Berbasis Mikrokontroler AT89S52" ini dengan lancar. Skripsi ini merupakan persyaratan kelulusan Studi di Jurusan Teknik Elektro S-1 Konsentrasi Teknik Elektronika ITN Malang dan untuk meraih gelar Sarjana Teknik.

Keberhasilan penyelesaian laporan skripsi ini tidak lepas dari dukungan dan bantuan berbagai pihak. Untuk itu penyusun menyampaikan terima kasih kepada :

1. Bapak Prof. DR. Eng. Ir. Abraham Lomi, MSEE. selaku Rektor ITN Malang.
2. Bapak Ir. Mochtar Asroni, MT. selaku Dekan FTI.
3. Bapak Ir. F. Yudi Limpraptono, MT. selaku Ketua Jurusan Teknik Elektro S-1 dan selaku Dosen Pembimbing I.
4. Bapak Ir. Yusuf Ismail Nakhoda selaku Dosen Pembimbing II.
5. Ayah dan Ibu serta keluarga besar yang telah memberikan do'a, restu, dorongan, semangat dan biaya.
6. Irene E. Perwitasari dan keluarga besar Wasito Tirtomangkoekoesoemo yang telah memberikan bantuan material maupun spiritual.
7. Rekan-rekan mahasiswa/i Elektronika 2002 yang telah memberikan semangat dan motivasi dalam penyelesaian skripsi ini.
8. Semua yang telah membantu dalam penyelesaian penyusunan skripsi ini.

Penyusun telah berusaha semaksimal mungkin dan menyadari sepenuhnya akan keterbatasan pengetahuan dalam menyelesaikan laporan ini. Untuk itu penyusun mengharapkan saran dan kritik yang membangun dari pembaca demi kesempurnaan laporan ini.

Harapan penyusun semoga laporan skripsi ini dapat memberikan manfaat bagi perkembangan ilmu pengetahuan dan bagi pembaca.

Malang, September 2008

Penyusun

DAFTAR ISI

LEMBAR PERSETUJUAN	i
BERITA ACARA	ii
ABSTRAKSI	iii
KATA PENGANTAR	iv
DAFTAR ISI	vi
DAFTAR GAMBAR	x
DAFTAR TABEL	xii
BAB I. PENDAHULUAN	
1.1. Latar Belakang	1
1.2. Rumusan Masalah	2
1.3. Tujuan Penulisan	2
1.4. Batasan Masalah	3
1.5. Metodologi	3
1.5. Sistematika Penulisan	4
BAB II. LANDASAN TEORI	
2.1. Pendahuluan	6
2.2. Mikrokontroller AT89S52	6
2.2.1. Organisasi Memori	10
2.2.2. Register Fungsi Khusus	11
2.2.3. Port Masukan dan Keluaran	14
2.2.4. Sistem Interupsi	14
2.3. RFID (<i>Radio Frequency Identification</i>)	15
2.3.1. RFID Card	17
2.3.2. RFID Reader	18
2.3.3. Pembacaan Format RFID	18
2.3.4. Format Data ASCII	19
2.4. Interface	20

2.4.1. IC MAX 232	21
2.4.2. Dasar-Dasar <i>Serial Interface</i>	23
2.4. RS-485	24
2.6. Motor DC	25
2.6.1. Teori Dasar Motor DC	25
2.6.2. Cara Kerja Motor DC	26
2.7. LCD	28
2.7.1. Terminal I/O LCD	28
2.8. LED <i>Infra Merah</i>	29
2.9. Photodiode	31
2.10. ULN2003	34
2.11. Bahasa Pemrograman Borland Delphi	36
2.11.1. Struktur Menu Delphi	38
2.11.2. Dasar Pemrograman	40

BAB III. PERANCANGAN DAN PEMBUATAN ALAT

3.1. Gambaran Umum	43
3.2. Perencanaan Perangkat Keras	44
3.2.1. Blok Diagram Perancangan	44
3.2.2. Prinsip Kerja	46
3.3. Perancangan Rangkaian Mikrokontroler AT89S52	47
3.3.1. Konfigurasi Pin Mikrokontroler AT89S52	48
3.3.2. Rangkaian <i>Clock Minimum</i> Sistem	51
3.4. Perancangan Komunikasi Antara Alat dengan PC	53
3.5. RFID (<i>Radio Frequency Identification</i>)	54
3.5.1. RFID <i>Card</i>	54
3.5.2. RFID <i>Reader</i>	55
3.6. Perancangan Rangkaian <i>Driver Relay</i> Motor DC	55
3.7. Perancangan Rangkaian Antarmuka RS-485	56
3.8. Perancangan Rangkaian Sensor <i>Infra Merah</i>	57
3.8.1. Rangkaian Pemancar (<i>Transmitter</i>)	57

3.8.2. Rangkaian Penerima (<i>Receiver</i>)	58
3.9. Perancangan Perangkat Lunak	61
3.9.1. <i>Flowchart</i> Mikrokontroler 1	62
3.9.2. <i>Flowchart</i> Mikrokontroler 2	63
3.9.3. <i>Flowchart</i> Mikrokontroler 3	63
3.9.4. <i>Flowchart</i> Pada PC	64

BAB IV. PENGUJIAN ALAT

4.1. Gambaran Umum.....	67
4.2. Spesifikasi Alat	68
4.2.1. Spesifikasi Elektronik	68
4.3. Pengujian <i>Tag</i> RFID dan <i>Reader</i> RFID	68
4.3.1. Peralatan Yang Digunakan	68
4.3.2. Prosedur Pengujian	68
4.3.3. Hasil Pengujian	69
4.4. Pengujian Sensor <i>Infra Red</i>	70
4.4.1. Peralatan Yang Digunakan	70
4.4.2. Prosedur Pengujian	70
4.4.3. Hasil Pengujian	70
4.5. Pengujian Rangkaian <i>Driver Relay</i>	71
4.5.1. Peralatan Yang Digunakan	71
4.5.2. Prosedur Pengujian	71
4.5.3. Hasil Pengujian	72
4.6. Pengujian LCD	73
4.7. Pengujian Komunikasi Serial	75
4.7.1. Pengujian Komunikasi PC Dengan MCU AT89S52	75
4.7.2. Pengujian Komunikasi PC Dengan RFID	77
4.8. Pengujian Sistem Keseluruhan	78
4.8.1. Peralatan Yang Digunakan	78
4.8.2. Prosedur Pengujian	79
4.8.3. Hasil Pengujian	79

BAB V. KESIMPULAN DAN SARAN

5.1. Kesimpulan	85
5.2. Saran	86

DAFTAR PUSTAKA	87
-----------------------------	-----------

LAMPIRAN-LAMPIRAN

DAFTAR GAMBAR

2-1. Konfigurasi Pin AT89S52	7
2-2. Komunikasi Antara <i>Reader</i> dan <i>Transmitter (Tag)</i>	16
2-3. <i>RFID Card</i>	17
2-4. <i>RFID Reader</i>	18
2-5. Konfigurasi Pin IC MAX232	22
2-6. Rangkaian Operasi MAX232	22
2-7. Kontruksi dasar Motor DC	25
2-8. Dasar Kontruksi Motor DC	26
2-9. Diagram Blok Driver LCD	29
2-10. Simbol LED <i>Infra Merah</i>	30
2.11. Simbol Photodioda	31
2-12. Pin-Pin Koneksi Dalam IC ULN2003A	34
2-13. Rangkaian Darlington Didalam IC ULN2003	35
2-14. Lembar Kerja Delphi	37
3-1. Diagram Blok Sistem Keseluruhan.....	44
3-2. Rangkaian Mikrokontroler 1	48
3-3. Rangkaian Mikrokontroler 2.....	49
3-4. Rangkaian Mikrokontroler 3.....	50
3-5. Rangkaian Pewaktuan Dengan Osilator.....	51
3-6. Rangkaian <i>Reset</i>	52
3-7. Perancangan Rangkaian IC MAX232 Sebagai Penyesuai Kondisi LogikaRS-232 Dengan Kondisi Logika TTL	54
3-8. <i>RFID Card</i>	54
3-9. Rangkaian <i>RFID Reader</i>	55
3-10. Rangkaian <i>Driver Relay</i> Motor DC	56
3-11. Rangkaian RS-485	57
3-12. Rangkaian Pemancar <i>Infra Red</i>	58
3-13. Rangkaian Penerima <i>Infra Red</i>	59

3-14. <i>Flowchart</i> Pada Mikrokontroller Kontrol	62
3-15. <i>Flowchart</i> Pada Mikrokontroller Sensor Kolom 1	63
3-16. <i>Flowchart</i> Pada Mikrokontroller Sensor Kolom 2	63
3-17. <i>Flowchart</i> Pada <i>Computer</i>	66
4-1. Diagram Blok Pengujian <i>Tag</i> Terhadap <i>Reader</i> RFID	68
4-2. Pengujian RFID	69
4-3. Pengujian <i>Infra Red</i>	71
4-4. Rangkaian Pengujian <i>Driver Relay</i>	72
4-5. Pengujian <i>Driver Relay</i>	72
4-6. Rangkaian Pengujian LCD	73
4-7. Pengujian LCD	75
4-8. Blok Diagram Komunikasi PC dengan MCU AT89S52	76
4-9. Pengujian Komunikasi PC dengan MCU AT89S52	76
4-10 Program Hyper Terminal Hasil Pengujian Komunikasi PC dengan MCU AT89S52	77
4-11. Blok Diagram Komunikasi PC dengan RFID	78
4-12. Program Hyper Terminal Hasil Pengujian Komunikasi PC dengan RFID	78
4-13. Tampilan Utama Pada <i>Software</i> Parkir Prabayar	81
4-14. Tampilan <i>Setting</i> Komunikasi RFID dengan PC	81
4-15. Tampilan <i>Setting</i> Komunikasi MCU dengan PC	81
4-16. Tampilan Daftar Tarif	82
4-17. Tampilan Daftar Transaksi Masuk	82
4-18. Tampilan Daftar Transaksi Keluar	82
4-19. Tampilan Daftar Pelanggan	83
4-20. Pengujian Keseluruhan	84

DAFTAR TABEL

2-1. Nama dan Alamat <i>Register</i> Pada <i>Register</i> Fungsi Khusus	12
2-2. Fungsi Khusus <i>Port 3</i>	14
2-3. Tingkatan Prioritas Interupsi	15
2-4. Sinyal-Sinyal RS-232	24
2-5. Spesifikasi RS-485.....	24
2-6. Terminal I/O pada LCD	28
4-1. Hasil Pengujian RFID	69
4.2. Hasil Pengujian Photodiode	70
4-3. Hasil Pengujian <i>Driver Relay</i>	72
4-4. Hasil Pengujian Masuk Area Parkir	79
4-5. Hasil Pengujian Lokasi Parkir	80

BAB I

PENDAHULUAN

1.1. Latar Belakang

Perkembangan teknologi pada dewasa ini sudah sedemikian pesatnya dengan dukungan ilmu teknik elektronika, teknologi menjadi suatu media penerapan yang membantu manusia dalam hampir seluruh aspek kehidupan. Berbagai perangkat dan fasilitas untuk mempermudah pekerjaan telah diciptakan dari yang sederhana sampai yang kompleks seperti penjelajahan luar angkasa namun pengembangan dan penelitian tidak ada henti-hentinya dilakukan sebagai bukti bahwa pengetahuan adalah salah satu kebutuhan manusia. Berbekal pengetahuan itu akan diciptakan peralatan-peralatan yang lebih canggih yang bekerja secara otomatis, lebih cepat, serta lebih efisien.

Salah satu perkembangan teknologi dalam bidang teknik elektronika adalah teknologi komputer yang berkembang dalam segi *Hardware dan Software*. Melalui perkembangan tersebut penulis bermaksud membuat suatu sistem parkir pengingat lokasi posisi dengan menggunakan RFID yang berbasis mikrokontroler AT89S52. Dengan penggunaan teknologi ini diharapkan dapat membantu petugas parkir (*Operator*), meningkatkan kenyamanan pengguna parkir (dengan adanya sistem parkir yang praktis), dengan menggunakan RFID yang terdapat pada kartu itu sendiri serta pengguna tidak perlu kesulitan mencari uang receh untuk pembayaran dikarenakan sistem ini menggunakan sistem registrasi dengan jumlah nominal sesuai keinginan pengguna.

1.2. Rumusan Masalah

Mengacu pada permasalahan yang telah diuraikan pada latar belakang, maka rumusan masalah dapat disusun sebagai berikut :

1. Bagaimana merancang sebuah informasi keberadaan mobil pada sebuah sistem parkir dengan menggunakan infra merah pada setiap blok parkir.
2. Bagaimana merancang sebuah *software* yang dapat mengkoordinasikan seluruh sistem.

Sehubungan dengan permasalahan diatas, maka dalam skripsi ini dipilih judul :

“ Perencanaan dan Pembuatan Parkir Prabayar dengan Menggunakan RFID Berbasis Mikrokontroller AT89S52 “

1.3. Tujuan Penulisan

Dengan memanfaatkan teknologi RFID (Radio Frekuensi Identifikasi) bertujuan untuk merancang sistem yang menggantikan fungsi karcis parkir, serta jaminan keamanan lebih tinggi bagi para pengguna parkir dan operator. Dengan menggunakan kartu RFID sebagai ID pengguna kendaraan, jadi tidak dimungkinkan penggandaan kartu tersebut karena perusahaan pembuatnya hanya membuat satu kartu RFID dengan satu ID.

1.4. Batasan Masalah

Dalam perencanaan dan pembuatan alat ini perlu dilakukan pembatasan masalah. Pembatasan masalah yang diajukan dalam skripsi ini antara lain:

1. Kontrol utama dari alat ini menggunakan IC Mikrokontroler AT89S52.
2. *Software* pengolah data lokasi parkir menggunakan *software Delphi* dan database menggunakan Microsoft Access.
3. Kartu RFID diberikan pada saat pengguna telah melakukan registrasi pada bagian manajemen parkir, serta nominal jumlah saldo yang di depositkan digunakan.
4. Tidak membahas secara detail frekuensi Radio.
5. Tidak membahas perancangan dan pembuatan catu daya.
6. Sistem mekanik yang digunakan hanya dalam bentuk simulasi.

1.5. Metodologi

Untuk tercapainya sasaran yang sesuai dengan tujuan, maka digunakan metode – metode sebagai berikut :

1. Studi Literature

Pemanfaatan buku – buku sebagai referensi yang mempelajari teori – teori yang berkaitan dengan cara kerja komponen – komponen yang diinginkan.

2. Perancangan dan Pembuatan Perangkat Keras dan Lunak

Untuk perangkat keras yaitu mendesain rangkaian untuk RFID *reader*, rangkaian untuk sensor *infra red*, minimum sistem mikrokontroller, rangkaian *driver* motor DC sebagai penggerak palang pintu, serta rangkaian *input output* untuk menggunakan LCD. Untuk perangkat lunak adalah perancangan program untuk mengontrol tampilan LCD, *driver* motor DC, sensor *infra red*, dan perancangan program pada PC sebagai pengontrol keseluruhan alat.

3. Pelaksanaan Uji Coba Sistem

Menguji apakah sistem sudah sesuai dengan perencanaan dan perancangan.

4. Penyusunan Buku Laporan

Penyusunan laporan dilakukan sesuai data yang diperoleh dari pengujian alat secara keseluruhan..

1.6. Sistematika Penulisan

BAB I Pendahuluan

Bab ini berisi tentang penguraian secara singkat tentang latar belakang, tujuan, rumusan masalah, metodologi penulisan dan sistematika penulisan.

BAB II Landasan Teori

Pada bab ini akan dijelaskan tentang teori penunjang yang digunakan dalam pembuatan skripsi ini. Teori tersebut antara

lain mengenai mikrokontroller AT89S52, RFID *reader* ID-12, IC MAX232 dan MAX485, motor DC, *input output* LCD, *infra red* dan photodiode, ULN2003, serta program Borland Delphi.

BAB III Perancangan dan Pembuatan Alat

Dalam bab ini akan diuraikan tentang tahap perencanaan serta proses pembuatan perangkat keras (*hardware*) dan pembuatan perangkat lunak (*software*).

BAB IV Pengujian Alat

Bab ini membahas tentang pengujian rangkaian pada masing – masing blok dan secara menyeluruh sehingga kekurangan dari alat tersebut dapat diketahui. Bab ini juga berisi tentang data dan analisa dari hasil pengujian yang telah dilakukan.

BAB V Kesimpulan dan Saran

Bab ini berisi tentang kesimpulan dari pembahasan permasalahan dan saran – saran untuk perbaikan dan penyempurnaan alat ini.

BAB II

LANDASAN TEORI

2.1. Pendahuluan

Bab ini akan membahas teori yang menunjang perencanaan dan pembuatan alat. Diawali dengan membahas tentang mikrokontroler yang diterapkan untuk unit kontrol utama selain *Personal Computer (PC)*. Pada bagian lain juga dibahas tentang Mikrokontroler AT89S52, RFID (*Radio Frequency Identification*), Komunikasi Serial, dan teori pendukung lainnya.


2.2. Mikrokontroler AT89S52

Mikrokontroler AT89S52 merupakan salah satu anggota keluarga dari MCS-51, yaitu suatu komponen produksi ATMEL yang berorientasi kontrol (*microcontroller*). Intel mengklarifikasikan dalam kelompok *embedded microcontroller*, yang artinya adalah mikrokontroler yang dapat diprogram ulang (*reprogrammable*). Di dalam *chip* mikrokontroler AT89S52 ini sudah tersedia berbagai macam peralatan pendukung mikroprosesor seperti RAM, *serial port*, *bus-bus* data dan lainnya yang membuat pemakai *chip* ini dapat menekan penambahan komponen pendukung. Spesifikasi perangkat keras dari mikrokontroler AT89S52 adalah sebagai berikut :

- CPU (*Central Processing Unit*) dengan lebar data 8 bit.
- Prosesor *Boolean* untuk operasi logika 1 bit.

- Pembangkit *clock* internal.
- Tiga buah *timer/counter*
- Dua buah saluran interupsi eksternal.
- Jalur I/O dua arah (*bidirectional*) 32 buah.
- Memori program terpisah dari memori data.
- Memori data internal 256 *byte*.
- Alamat memori program eksternal 64 *Kilobyte*.
- Alamat memori data eksternal 64 *Kilobyte*.
- Memori program internal sebesar 8 *Kilobyte*.

Pada Gambar 2-1. memperlihatkan konfigurasi pin dan sambungan -sambungan keluar dari mikrokontroler AT89S52.



Gambar 2-1. Konfigurasi pin AT89S52 ⁽¹⁾

Berikut ini adalah penjelasan dari masing-masing pin mikrokontroler AT89S52:

- Pin 1 sampai 8

Port 1 : merupakan 8-bit saluran masukan atau keluaran dua arah.

Setiap saluran mampu melayani 4 masukan.

- Pin 9

RST : Merupakan masukan *reset*. Logika *high* yang akan membuat mikrokontroler AT 89S52 menjalankan rutin *reset*.

- Pin 10 sampai 17

Port 3 : *port 3* terdiri dari 8 saluran masukan atau keluaran dua arah.

Setiap salurannya mampu melayani 4 masukan. Selain sebagai *port* masukan atau keluaran, *port 3* juga mempunyai fungsi-fungsi khusus yang dimiliki oleh keluarga MCS-51.

- Pin 18 sampai 19

X1 (XTAL) dan X2 (XTAL2): Jika dikonfigurasi bersama sebuah kristal akan membentuk rangkaian osilator on-chip pada mikrokontroler.

- Pin 20 sampai 27

Port 2 : *port 2* terdiri dari 8 saluran masukan atau keluaran dua arah.

Setiap salurannya mampu melayani 4 masukan. *Port 2* mengeluarkan alamat bagian tinggi (A8-A15), selama pengambilan intruksi dari memori program eksternal dan pengambilan data dari memori data

eksternal yang menggunakan mode pengalamatan 16-bit (dengan perintah MOVX @DPTR).

- Pin 29

\overline{PSEN} : *Program Store Enable* merupakan sinyal baca yang mengesekusi memori program eksternal.

- Pin 30

ALE/\overline{PROG} : *Address Latch Enable* merupakan pulsa yang berfungsi menahan alamat rendah (A0-A7) pada port 0, selama dilakukan proses baca atau tulis memori eksternal. Pin ini juga berfungsi sebagai masukan pulsa program (\overline{PROG}), selama dilakukan pemrograman pada EEPROM eksternal.

- Pin 31

\overline{EA}/VP : *External Access*. \overline{EA} dihubungkan dengan VSS untuk memungkinkan pengambilan intruksi pada memori program eksternal yang berlokasi 0000h sampai FFFFh. Jika diinginkan menggunakan memori program internal, maka \overline{EA} dihubungkan VCC.

- Pin 32 sampai 39

Port 0 : *Port 0* terdiri dari 8 saluran masukan atau keluaran dua arah. Setiap saluran mampu melayani 8 masukan. *Port 0* merupakan saluran alamat bagian rendah (A0-A7), yang dimultipleks dengan saluran bus data (D0-D7), yang digunakan pada saat mengakses memori data eksternal dan memori program eksternal.

- Pin 40

VCC : Merupakan masukan catu daya 5 volt, dengan toleransi kurang lebih 10%.

2.2.1. Organisasi Memori

Organisasi memori pada mikrokontroler AT89S52 dapat dibagi menjadi dua bagian besar yaitu memori program dan memori data. Pembagian tersebut didasarkan atas fungsi dari penyimpanan data maupun program. Memori program digunakan untuk menyimpan instruksi-instruksi yang akan dijalankan oleh mikrokontroler, sedangkan memori data digunakan sebagai tempat penyimpanan data yang sedang diolah mikrokontroler.

Program mikrokontroler disimpan dalam memori program berupa ROM. Mikrokontroler AT89S52 dilengkapi dengan ROM internal namun untuk program yang besar digunakan ROM eksternal yang terpisah dari mikrokontroler. Untuk dapat menggunakan memori program eksternal ini penyemat \overline{EA} dihubungkan dengan penyemat V_{SS} (logika 0).

Memori program mikrokontroler menggunakan alamat 16 *bit* mulai 0000_H - $FFFF_H$, sehingga kapasitas penyimpanan program maksimal adalah 2^{16} *byte* atau 64 Kb. Sinyal yang digunakan untuk membaca memori program eksternal adalah sinyal \overline{PSEN} (*ProgramStorageEnable*).

Selain memori program mikrokontroler AT89S52 juga memiliki memori data internal berkapasitas 128 *byte* dan mampu mengakses

memori data eksternal sebesar 64 Kb. Semua memori data internal dapat dialamati dengan pengalamatan langsung atau tidak langsung. Ciri dari pengalamatan langsung adalah *operand* berisi alamat data yang diolah. Sedangkan ciri dari pengalamatan tidak langsung adalah *operand* alamat *register* yang berisi alamat data yang akan diolah. Sebagian memori tersebut dapat dialamati dengan pengalamatan register, dan sebagian lagi dapat dialamati dengan memori satu *bit*. Untuk membaca data digunakan sinyal / RD, sedangkan untuk menulis data digunakan sinyal / WR.

2.2.2. Register Fungsi Khusus

Register fungsi khusus (*Special Function Register*) terletak pada 128 *byte* bagian atas memori data internal dan berisi *register-register* untuk pelayanan *latch port, timer, program status words, control peripheral* dan sebagainya. Alamat register fungsi khusus ditunjukkan pada Tabel 2-1.

Register-register ini hanya dapat diakses dengan pengalamatan langsung. Enam belas alamat pada register fungsi khusus dapat dialamati *perbit* maupun *per-byte* dan terletak pada alamat 80_H-FF_H. Secara perangkat keras, register fungsi khusus ini dibedakan dengan memori data internal.

Tabel 2-1. Nama dan Alamat *Register* pada *Register Fungsi Khusus* ⁽¹⁾

Simbol	Nama Register	Nilai Pada Saat Reset	Alamat
ACC	<i>Accumulator</i>	0000 _H	0E0 _H
B	<i>Register B</i>	00 _H	0F0 _H
PSW	<i>Program Status Word</i>	00 _H	0D0 _H
SP	<i>Stack Pointer</i>	07 _H	81 _H
DPTR	<i>Data Pointer 2 bytes</i>		
DPL	<i>Low bytes</i>	0000 _H	82 _H
DPH	<i>High bytes</i>	0000 _H	83 _H
P0	<i>Port 0</i>	FF _H	80 _H
P1	<i>Port 1</i>	FF _H	90 _H
P2	<i>Port 2</i>	FF _H	0A0 _H
P3	<i>Port 3</i>	FF _H	0B0 _H
IP	<i>Interrupt priority control</i>	XXX00000 _B	0B8 _H
IE	<i>Interrupt enable control</i>	0XX00000 _B	0A8 _H
TMOD	<i>Timer/counter mode control</i>	00 _H	89 _H
TCON	<i>Timer/counter control</i>	00 _H	88 _H
TH0	<i>Timer/counter 0 high byte</i>	00 _H	8C _H
TL0	<i>Timer/counter 0 low byte</i>	00 _H	8A _H
TH1	<i>Timer/counter 1 high byte</i>	00 _H	8D _H
TL1	<i>Timer/counter 1 low byte</i>	00 _H	8B _H
SCON	<i>Serial control</i>	00 _H	98 _H
SBUF	<i>Serial data buffer</i>	Independen	99 _H
PCON	<i>Power control</i>	HMOS 0XXXXXXXX _B CHMOS 0XXX0000 _B	87 _H

Beberapa macam register fungsi khusus yang sering digunakan, dijelaskan sebagai berikut :

- *Accumulator* (ACC) merupakan *register* untuk penambahan dan pengurangan. Perintah *Mnemonic* untuk mengakses akumulator disederhanakan sebagai A.
- *Register B* merupakan *register* khusus yang berfungsi melayani operasi perkalian dan pembagian.

- *Program Status Word (PSW)* terdiri dari beberapa *bit* status yang menggambarkan kejadian di akumulator sebelumnya. Yaitu *carry bit*, *auxiliary carry*, dua *bit* pemilih bank, bendera *overflow*, *parity bit*, dan dua bendera yang dapat didefinisikan sendiri oleh pemakai.
- *Stack pointer (SP)* merupakan *register 8 bit* yang dapat diletakkan di alamat manapun pada RAM internal. Isi *register* ini ditambah sebelum data disimpan, selama instruksi PUSH dan CALL. Pada saat *reset*, *register SP* diinisialisasi pada alamat 07_H, sehingga *stack* akan dimulai pada lokasi 08_H.
- *Data pointer (DPTR)* terdiri dari dua *register*, yaitu untuk *byte* tinggi (*Data pointer high*, DPH) dan *byte* rendah (*Data pointer Low*, DPL) yang berfungsi untuk mengunci alamat 16 *bit*.
- *Port 0* sampai *port 3* merupakan *register* yang berfungsi untuk membaca dan mengeluarkan data pada *port 0*, 1, 2, 3. Masing-masing *register* ini dapat dialamati per-*byte* maupun per-*bit*.
- *Serial data buffer (SBUF)* merupakan dua *register* yang terpisah, *register buffer* pengirim dan sebuah *register buffer* penerima. Meletakkan data pada SBUF berarti meletakkan pada *buffer* pengirim yang akan mengirimkan data melalui transmisi serial. Membaca data SBUF berarti menerima data dari *buffer* penerima.
- *Control register* terdiri dari *register* yang mempunyai fungsi kontrol. Untuk mengontrol sistem interupsi, terdapat dua *register* khusus, yaitu *register IP (interrupt priority)* dan *register IE (interrupt enable)*. Untuk

mengontrol pelayanan *timer/counter* terdapat *register* khusus, yaitu *register* TCON (*timer/counter control*) serta untuk pelayanan *port* serial menggunakan *register* SCON (*serial port control*)

2.2.3. Port Masukan dan Keluaran

Mikrokontroler AT89S52 mempunyai 4 *port* dan masing-masing *port* terdiri dari 8 saluran *bit*. Ke empat *port* ini bersifat *bidirectional* yaitu dapat digunakan sebagai masukan atau keluaran.

Port 0 digunakan sebagai saluran data yang dimultipleks dengan saluran alamat rendah untuk mengakses memori eksternal, baik memori program maupun memori data. *Port* 2 mengeluarkan bagian alamat tinggi untuk mode pengalamatan memori 16 *bit*. *Port* 1 dan 3 berfungsi sebagai saluran masukan dan keluaran multi fungsi. Jika dibutuhkan *port* 3 mempunyai fungsi khusus seperti ditunjukkan pada Tabel 2-2.

Tabel 2-2. Fungsi khusus *port* 3 ⁽¹⁾

Nama Penyemat	Fungsi Khusus
Port 3.0	RxD (<i>port</i> masukan serial)
Port 3.1	TxD (<i>port</i> keluaran serial)
Port 3.2	/INT0 (masukan interupsi eksternal 0)
Port 3.3	/INT1 (masukan interupsi)
Port 3.4	T0 (masukan pewaktu eksternal 0)
Port 3.5	T1 (masukan pewaktu eksternal 1)
Port 3.6	/WR (sinyal tulis memori data ekstenal)
Port 3.7	/RD (sinyal baca memori data eksternal)

2.2.4. Sistem Interupsi

Mikrokontroler AT89S52 mempunyai dua sumber interupsi eksternal dan sumber interupsi internal yang dapat diprogram agar sensitif

terhadap perubahan level atau transisi. Interupsi *timer* aktif saat *register timer* yang bersangkutan mengalami *rollover*, interupsi serial akan aktif pada saat mikrokontroler mengirim/menerima data. Setiap sumber interupsi dapat diaktifkan/dimatikan melalui perangkat lunak.

Tabel 2-3. Tingkatan Prioritas Interupsi ⁽¹⁾


Prioritas Interupsi	Sumber Interupsi	Alamat Vektor
1	IE0 (Interupsi eksternal 0)	0003 _H
2	TF0 (<i>timer overflow flag</i> 0)	000B _H
3	IE1 (Interupsi eksternal 1)	0013 _H
4	TF1 (<i>timer overflow flag</i> 1)	001B _H
5	R1 dan T1	0023 _H
6	TF2 dan EXF2	002B _H

Hirarki tingkatan prioritas interupsi dapat dilihat dalam Tabel 2-3. Interupsi yang mempunyai tingkatan prioritas lebih tinggi tidak dapat diinterupsi oleh yang lebih rendah. Meskipun demikian melalui perangkat lunak hirarki tersebut dapat diubah, yaitu dalam *register interrupt priority* (IP).

2.3. RFID (*Radio Frequency Identification*)

RFID adalah proses identifikasi seseorang atau objek dengan menggunakan frekuensi transmisi radio. RFID menggunakan frekuensi radio untuk membaca informasi dari sebuah devais kecil yang disebut *tag* atau *transponder* (*Transmitter + Responder*). *Tag* RFID akan mengenali diri sendiri ketika mendeteksi sinyal dari *devais* yang kompatibel, yaitu

pembaca RFID (RFID Reader) dengan *range* kisaran pembacaan 12 cm serta bekerja pada frekuensi 125 KHz.



Gambar 2-2. Komunikasi Antara Reader dan Transmitter (Tag) ⁽²⁾

RFID dapat disediakan dalam piranti (devais) yang hanya dapat dibaca saja (*Read Only*) atau dapat dibaca dan ditulis (*Read/Write*), tidak memerlukan kontak langsung maupun jalur cahaya untuk dapat beroperasi, dapat berfungsi pada berbagai variasi kondisi lingkungan, dan menyediakan tingkat integritas data yang tinggi. Sebagai tambahan, karena teknologi ini sulit untuk dipalsukan, maka RFID dapat menyediakan tingkat keamanan yang tinggi.

Pada sistem RFID umumnya, tag atau *transponder* ditempelkan pada suatu objek. Setiap *tag* membawa dapat membawa informasi yang unik, di antaranya: serial number, model, warna, tempat perakitan, dan data lain dari objek tersebut. Ketika tag ini melalui medan yang dihasilkan oleh pembaca RFID yang kompatibel, *tag* akan mentransmisikan

informasi yang ada pada *tag* kepada pembaca RFID, sehingga proses identifikasi objek dapat dilakukan.

Sistem RFID terdiri dari empat komponen, di antaranya :

- *Tag*: Ini adalah devais yang menyimpan informasi untuk identifikasi objek. *Tag* RFID sering juga disebut sebagai *transponder*. Format dari *tag* pada perancangan ini adalah EM4001 atau *tag* kompatibel lainnya.
- Antena: untuk mentransmisikan sinyal frekuensi radio antara pembaca RFID dengan tag RFID.
- Pembaca RFID: adalah devais yang kompatibel dengan *tag* RFID yang akan berkomunikasi secara *wireless* dengan tag. Digunakan Tipe ID-12 sebagai RFID reader pada perancangan ini.
- Software Aplikasi: adalah aplikasi pada sebuah workstation atau PC yang dapat membaca data dari *tag* melalui pembaca RFID. Baik *tag* dan pembaca RFID dilengkapi dengan antena sehingga dapat menerima dan memancarkan gelombang elektromagnetik.

2.3.1. RFID Card




Gambar 2-3. RFID Card⁽²⁾

RFID card chip yang di dalamnya juga terdapat nomor identitas kartu atau nomor seri kartu yang nantinya nomor tersebut akan diambil oleh reader kartu saat chip dari kartu tersebut dibaca oleh reader kartu, dimana keluaran nomor seri tersebut sudah berupa ASCII dan itu tergantung dari konfigurasi rangkaian reader kartunya.

2.3.2. RFID Reader

RFID disini yang kita gunakan adalah jenis ID-12, ID-12 yang kita gunakan mempunyai jarak baca maksimal 12 cm, serta bekerja pada frekuensi 125 KHz. Sesuai dengan data sheet dari reader kartu ID-12 itu sendiri, untuk memperoleh keluaran yang berbentuk ASCII maka reader itu disusun seperti gambar di bawah ini :



Gambar 2-4. RFID Reader ⁽²⁾

2.3.3. Pembacaan Format RFID

Saat ini model alat identifikasi sangatlah bermacam-macam ada yang berupa kartu dengan lubang, barcode, RFID, dll. RFID (RF Identification) merupakan suatu alat untuk identifikasi yang biasanya

ditempelkan pada barang atau dibuat menjadi kartu. Disini akan dibahas mengenai cara membaca format data yang dikeluarkan oleh RFID reader dengan format output ASCII.

RFID reader mempunyai banyak sekali tipe, antara lain: ID-12, ID-20, EM-13, dll. biasanya RFID reader ini memiliki dua bentuk output serial yaitu: ASCII dan Wiegand 26-bit. Yang paling banyak digunakan adalah output dengan format ASCII, karena output ini sangat mudah untuk dihubungkan pada mikrokontroler atau PC menggunakan komunikasi serial UART.

2.3.4. Format Data ASCII


Output yang memiliki format ASCII memiliki struktur sebagai berikut:



Gb1. Format data ASCII

Checksum merupakan hasil EXOR (Exclusive OR) dari 5 biner data byte. Untuk lebih jelasnya tentang cara pembacaan format ASCII, lihat contoh berikut.

Misalnya data output serial (dalam hexadesimal) yang kita tangkap adalah sebagai berikut:



Langkah pertama adalah merubah semua nilai data diatas menjadi karakter ASCII. Misalnya 30H menjadi karakter "0", 34H menjadi

karakter “4”, dst. Langkah kedua adalah menyusun data-data tersebut ke dalam Format Data ASCII. Kemudian ambil 10 data karakter ASCII. Dalam contoh ini berarti data tersebut adalah:

30	34	36	32	30	31	44	37	36	43	Data Hexsa
		6	2	0	1	D	7	6	C	Data ASCII

Untuk data dengan warna biru merupakan data untuk jenis-jenis kartu dan tidak digunakan dalam proses konversi, yang akan dipakai disini adalah data yang ke 3 s/d 10. Hasil konversi dari data heksa ke dalam data ASCII adalah “6201D76C”. Gabungkan karakter data ASCII menjadi bilangan Hexadesimal, kemudian konversikan bilangan hexadesimal tsb ke dalam desimal. Hasilnya sebagai berikut: 6201D76C H menjadi 1644287852 (ini merupakan nomor kartu sebenarnya yang tertera pada badan kartu tsb). Cara ini hanya berlaku pada kartu yang tidak dienkripsi.

2.4. *Iterface*

Istilah *interface* kalau diterjemahkan, mengandung arti sebagai penghubung. Namun bagi mereka yang awam dalam dunia komputer arti diatas mungkin sulit dicerna. Dalam suatu sistem komputer, kejadian dialat diluar komputer yang sedang dihubungkan dengan komputer mungkin dapat mengganggu komputer itu sendiri. Sinyal-sinyal yang tak dikenal seperti itu tidak diperkenankan untuk merusak rangkaian komputer yang ada. Untuk itu dibutuhkan alat perantara yang berfungsi sebagai penghubung dua lingkungan yang berbeda. Alat tersebut dinamakan

interface. Karena interface merupakan semacam pintu gerbang maka interface sering disebut port I/O.


2.4.1. IC MAX 232

RS-232 merupakan salah satu jenis antarmuka (*interface*) dalam proses transfer data antar komputer dalam bentuk serial transfer. RS-232 merupakan kependekan dari *Recommended Standart number 232*. Alat ini dibuat oleh Electronic Industry Assosiation, untuk interface antara peralatan terminal data dan peralatan komunikasi data, dengan menggunakan data biner serial sebagai data yang ditransmisikan. IC Max 232 merupakan konverter tegangan dari level-level TTL Cmos ke level RS 232. IC Max 232 ini mempunyai empat buah bagian konverter yaitu dua buah driver receiver dan dua buah driver transmitter.

Saluran data pada *port* seri PC menggunakan standard RS-232, dimana logic 0 (*low*) dinyatakan sebagai tegangan antara +3 Volt sampai +10 Volt dan logic 1 (*high*) dinyatakan sebagai tegangan antara -3 Volt sampai -10 Volt. Level tegangan ini tidak sesuai dengan level tegangan yang dipakai pada *port* seri AT89S52 yang menggunakan standard TTL (*Transistor Transistor Logic*), yaitu level tegangan baku dalam rangkaian – rangkaian digital.

Dalam standar TTL, logic 0 (*low*) dinyatakan sebagai tegangan antara 0 Volt sampai 0.8 Volt, dan logic 1 (*high*) dinyatakan sebagai tegangan antara 3.5 Volt sampai 5 Volt. Karena perbedaan tegangan


tersebut, agar port seri PC tidak merusak port seri AT89S52 antara keduanya dipasang IC MAX232 sebagai penyesuai tegangan.



Gambar 2-5. Konfigurasi Pin IC MAX232 ⁽³⁾

Rangkaian dasar dari MAX 232 dapat dilihat pada gambar berikut

ini:



Gambar 2-6. Rangkaian Operasi MAX232 ⁽³⁾

2.4.2. Dasar-Dasar *Serial Interface*

Proses transfer serial dengan menggunakan EIA RS 232 antara dua terminal biasanya memerlukan sebuah DTE (*Data Terminal Equipment*) untuk masing-masing terminal, kadang diperlukan seperangkat peralatan untuk komunikasi yang lebih kompleks misalnya dengan memanfaatkan modem. Perangkat tersebut sering disebut dengan DCE (*Data Communication Equipment*). Pada prinsipnya proses transfer data menggunakan sebuah serial *interface* ini sangat sederhana. Data yang ditransfer dari suatu terminal akan diterima oleh terminal lainnya.

Jenis data yang ditransfer adalah dalam bentuk biner (bit per bit transfer) dengan bantuan baud untuk kecepatan proses transfernya (bit per detik). Dalam proses transfer ini harus terdapat suatu peralatan yang berfungsi sebagai *hand-shake* (jabat tangan) yang sebagai pemantau status yang diterima untuk memberikan suatu respon yang sesuai. Dalam merancang *software* serial, *hand-shake* disempurnakan dengan menambahkan karakter pengendali dalam deretan atau jumlah bit data data yang ditransfer yang biasa disebut sebagai start bit dan stop bit. Konektor dari kabel-kabel ini sebenarnya bersifat pasif karena yang mengendalikan semua itu adalah sebuah alat yang disebut UART (*Universal Asynchronous Receiver/Transmitter*) yang dihubungkan dengan RS 232 untuk transmisi data. Secara praktis untuk kebutuhan transfer data/komunikasi data terdapat dua macam konektor RS 232, jenis 25 pin

dan 9 pin. Untuk tabel ekuivalen DB 9 ke DB 25 dapat dilihat pada tabel berikut.

Tabel 2-4. Sinyal-Sinyal RS-232 ⁽³⁾

DB-9	DB-25	NAMA SINYAL
1	8	DCD, DATA CARRIER DETECT
2	3	RD, RECEIVER DATA
3	2	TD, TRASMIT DATA
4	20	DTR, DATA TERMINAL READY
5	7	SG, SIGNAL GROUND
6	6	DSR, DATA SET READY
7	4	RTS, REQUEST TO SEND
8	5	CTS, CLEAR TO SEND
9	22	RI, RING INDICATOR

2.5. RS-485

RS-485 biasa digunakan untuk menyediakan *signal* serial yang kuat sehingga sanggup untuk jarak kabel yang panjang (sampai dengan 1,2 km) mampu melalui kabel yang panjang(1,2 km) pada *boudraet* yang tinggi dalam lingkungan listrik yang berpotensi menimbulkan *noise* atau interferensi elektromagnetik yang tinggi .

Berikut adalah spesifikasi dari RS-485


Tabel 2-5. Spesifikasi RS-485 ⁽⁴⁾

No.	<i>Made of operation</i>	<i>RS-485</i>
1	<i>Total number of drivers and reeiltvers on one line</i>	<i>1 Driver 32 reciver</i>
2	<i>Maximum cable length</i>	4000 FT
3	<i>Maximum data rate</i>	10 mb/s
4	<i>Maximum driver output voltage</i>	-7v to + 12v
5	<i>Driver output signal level(loaded</i>	+/-1,5v

	<i>min) loaded</i>	
6	<i>Driver output signal level (loaded max) unloaded</i>	+/-6v
7	<i>Driver load Impedance (Ohm)</i>	54
8	<i>Max Driver Current In High Z State (Power On)</i>	+/-100 uA
9	<i>Max Driver Current In High Z State (Power Off)</i>	+/-100 uA
10	<i>Slew Rate (Max)</i>	N/A
11	<i>Receiver Input Voltege Range</i>	-7v to + 12v
12	<i>Receiver Input Sensitivity</i>	+/-200v
13	<i>Receiver Input Resistance (Ohm)</i>	>=12 k

2.6. Motor DC

2.6.1. Teori Dasar Motor DC




Gambar 2-7. Konstruksi Dasar Motor DC ⁽⁵⁾

Pada Gambar 2-7 di atas tampak sebuah konstruksi dasar motor DC, pada gambar diatas terlihat bahwa pada saat terminal motor diberi tegangan dc, maka arus elektron akan mengalir melalui konduktor dari terminal negatif menuju ke terminal positif. Karena konduktor berada diantara medan magnet, maka akan timbul medan magnet juga pada konduktor yang arahnya seperti terlihat pada Gambar 2-7 di atas. Arah garis gaya medan magnet yang dihasilkan oleh magnet permanen adalah

dari kutub utara menuju ke selatan. Sementara pada konduktor yang dekat dengan kutub selatan, arah garis gaya magnet disisi sebelah bawah searah dengan garis gaya magnet permanen sedangkan di sisi sebelah atas arah garis gaya magnet berlawanan arah dengan garis gaya magnet permanen. Ini menyebabkan medan magnet disisi sebelah bawah lebih rapat daripada sisi sebelah atas. Dengan demikian konduktor akan terdorong ke arah atas. Sementara pada konduktor yang dekat dengan kutub utara, arah garis gaya magnet disisi sebelah atas searah dengan garis gaya magnet permanen sedangkan di sisi sebelah bawah arah garis gaya magnet berlawanan arah dengan garis gaya magnet permanen. Ini menyebabkan medan magnet disisi sebelah atas lebih rapat daripada sisi sebelah bawah. Dengan demikian konduktor akan terdorong ke arah bawah. Pada akhirnya konduktor akan membentuk gerakan berputar berlawanan dengan jarum jam seperti terlihat pada Gambar 2-7 di atas.

2.6.2 Cara Kerja Motor DC

Adapun cara kerja motor dc dapat dilihat pada gambar di bawah ini :



Gambar 2-8. Dasar Kontruksi Motor DC ⁽⁵⁾

Ada satu lilit kawat a – b berada di dalam medan magnet. Lilitan ini dapat berputar dengan bebas, lilitan ini biasa disebut dengan jangkar (*armour*).

Pada jangkar dimasukkan arus yang berasal dari sumber (baterai) E. koneksi baterai dengan jangkar melalui sikat-sikat. Sikat-sikat ini terpasang pada sebuah cincin yang terbelah dua, yang disebut kolektor. Adapun tujuan dari konstruksi ini adalah agar lilitan kawat dapat berputar apabila ada arus listrik yang melewatinya.

Pada kawat yang berada di kanan arus mengalir dari depan ke belakang dalam kawat yang di kiri, arus mengalir dari belakang ke depan kawat a dan b secara berganti-gantian berada di kiri dan kanan. Karena itu arah arus di a dan arah arus di b selalu membolak balik. Pembalikan arah arus itu terjadi pada saat lilitan kawat melintasi posisi vertikal. Disini kolektor berfungsi bagaikan penyearah mekanik. Flux magnet yang ditimbulkan magnet permanen disebut medan magnetnya motor. Dalam gambar arah fluk magnetik adalah dari kiri ke kanan. Adapun gaya yang bekerja pada penghantar b adalah ke atas, sementara gaya yang bekerja pada penghantar a adalah ke bawah . Gaya-gaya yang bekerja sama kuatnya, jadi ada kopel yang bekerja pada kawat sehingga lilitan pun dapat berputar. Setelah berputar 90^0 arah arus berbalik, pada saat itu penghantar a dan penghantar b bertukar tempat. Akibatnya arah gerak putaran tidak berubah.

2.7. LCD (*Liquid Crystal Display*)

LCD (*Liquid Crystal Display*) banyak digunakan pada alat-alat elektronika yang memerlukan penampil, sehingga pemakai dapat mengerti dengan informasi yang ditampilkan oleh alat. Keunggulan dari LCD adalah bentuknya yang kecil dan dapat menampilkan karakter ASCII pada tampilannya juga membutuhkan daya yang kecil, sehingga sangat praktis apabila digunakan pada peralatan yang hemat daya.

2.7.1. Terminal I/O LCD

Konfigurasi terminal I/O pada sebuah LCD biasanya akan tampak seperti pada Tabel 2-6. berikut ini :


Tabel 2-6. Terminal I/O pada LCD ⁽⁶⁾

No	Simbol	Level	Fungsi	
1	V _{ss}	-	Power Supply	0V
2	V _{cc}	-		5V ± 10%
3	V _{ee}	-		Kontras LCD
4	RS	H/L	H = data input L = instruction input	
5	R/W	H/L	H = read L = read	
6	E	H to L	Enable signal	
7	DB0	H/L	Data bus	
8	DB1	H/L		
9	DB2	H/L		
10	DB3	H/L		
11	DB4	H/L		
12	DB5	H/L		
13	DB6	H/L		
14	DB7	H/L		
15	V+BL	-	Back light	4 – 4,2V
16	V-BL	-		0V (GND)

Dari Tabel 2-7. terlihat bahwa LCD TM16ABC mempunyai 8 bit data (*bidirectional bus*) dan 3 buah sinyal kontrol yaitu RS, R/W, dan E. Secara diagram blok terlihat pada Gambar 2-9.

Ketiga sinyal kontrol tersebut mempunyai fungsi sebagai berikut :

1. **RS** digunakan untuk memilih *register* yaitu *register* IR (*instruction register*) atau DR (*data register*)
2. **R/W** digunakan untuk memilih fungsi yaitu kita membaca atau menulis pada kedua *register* IR dan DR.
3. **E** berguna untuk memberikan sinyal pada bahwa data akan ditulis atau dibaca ke *register*.




Gambar 2-9. Diagram Blok Driver LCD ⁽⁶⁾

2.8. LED *Infra Merah*

LED *infra merah* digunakan untuk menghasilkan sinar *infra merah*. Prinsip kerja dari *infra merah* adalah pada waktu LED *infra merah* dibias *forward*, elektron dari pita konduksi melewati *junction* jatuh ke dalam *hole*

pita valensi, sehingga elektron tersebut memancarkan energi. Pada dioda penyearah biasa, energi ini dipancarkan sebagai energi panas, sedangkan pada LED *infra* merah energi ini dipancarkan sebagai cahaya.

Simbol LED *infra* merah yang sering digunakan adalah :



Gambar 2-10. Simbol LED *Infra* Merah ⁽⁷⁾

LED *infra* merah merupakan *pin junction* yang memancarkan radiasi *infra* merah yang tidak kelihatan oleh mata kita. Apabila pada anoda diberi tegangan dan katoda ke *ground* maka LED menjadi *ON* dan arus akan mengalir dari anoda ke katoda. Pada reaksi semikonduktor, suatu dioda akan terjadi perpindahan elektron dari tipe N ke tipe P. Proses rekombinasi antara elektron dan *hole* menghasilkan pelepasan energi berupa pancaran cahaya.


Efisiensi pancaran cahaya akan berkurang seiring dengan berkurangnya arus input dan kenaikan suhu. Pada LED *infra* merah, cahaya yang dipancarkan mempunyai panjang gelombang 0,1 mm – 1 μ m sehingga pancaran gelombang tersebut tidak tertangkap oleh mata manusia.

2.9. Photodioda

Photodioda merupakan dioda yang peka terhadap cahaya. Suatu sumber cahaya menghasilkan energi panas begitu pula dengan spektrum *infra* merah. Karena spektrum *infra* merah mempunyai energi panas yang lebih besar dari cahaya tampak, maka photodioda lebih peka menangkap radiasi dari *infra* merah.

Komponen ini akan mengubah energi cahaya, dalam hal ini energi cahaya *infra* merah menjadi sinyal listrik. Komponen ini harus mampu mengumpulkan sinyal cahaya sebanyak mungkin sehingga sinyal listrik yang dihasilkan kualitasnya cukup baik. Semakin besar intensitas cahaya yang diterima maka sinyal pulsa listrik yang dihasilkan akan baik jika sinyal cahaya diterima intensitasnya lemah maka penerima tersebut harus mempunyai pengumpul cahaya (*light collector*) yang cukup baik dan sinyal pulsa yang dihasilkan oleh sensor cahaya ini harus dikuatkan.

Gambar 2-11 di bawah menunjukkan simbol photodioda.



Gambar 2-11. Simbol Photodioda ⁽⁸⁾

Pada photodiode ini terdapat suatu jendela kecil yang memungkinkan cahaya luar dapat masuk mengenai *pin junction*. Pada keadaan normal photodiode berlaku sebagai diode biasa yang dapat menghantarkan listrik dari anoda ke katoda, namun mempunyai tahanan balik yang besar. Bila cahaya luar mengenai *pin junction* photodiode, maka tahanan balik akan mengecil dan menimbulkan arus balik, sehingga photodiode berlaku sebagai diode yang dibalik atau dibias *reverse*.

Semakin besar intensitas cahaya yang diterima maka semakin besar pula arus balik yang ditimbulkannya. Bila energi foton diserap dalam suatu semikonduktor maka akan dihasilkan pasangan *electron hole* pada lapisan yang telah dibangkitkan oleh foton yang saling memisahkan diri karena pengaruh medan listrik, dimana elektron–elektron akan menuju ke sisi N dan hole menuju ke sisi P, sehingga dihasilkan arus dari katoda menuju anoda. Karena pengaruh suhu *junction* yang lebih tinggi, menciptakan lebih banyak pasangan *electron hole*, sehingga mengakibatkan arus balik yang melewati *junction* bertambah.

Sebuah foto diode biasanya dikemas dengan plastik transparan yang juga berfungsi sebagai lensa *fresnel*. Lensa ini merupakan lensa cembung yang mempunyai sifat mengumpulkan cahaya. Walaupun demikian cahaya yang nampak pun masih bisa mengganggu kerja dari photodiode karena tidak semua cahaya nampak bisa difilter dengan baik. Oleh karena itu sebuah penerima laser harus mempunyai filter kedua yaitu

rangkaian filter yang berfungsi untuk memfilter sinyal *carrier* yang terbawa oleh cahaya laser tersebut.


Faktor lain yang juga berpengaruh pada kemampuan penerima *infra* merah adalah '*active area*' dan '*respond time*'. Semakin besar area penerimaan suatu photodiode maka semakin besar pula intensitas cahaya yang dikumpulkannya sehingga arus bocor yang diharapkan pada teknik '*reversed bias*' semakin besar. Selain itu semakin besar area penerimaan maka sudut penerimaannya juga semakin besar. Kelemahan area penerimaan yang semakin besar ini adalah *noise* yang dihasilkan juga semakin besar pula. Begitu juga dengan respon terhadap frekuensi, semakin besar area penerimaannya maka respon frekuensinya turun dan sebaliknya jika area penerimaannya kecil maka respon terhadap sinyal frekuensi tinggi cukup baik.

Respond time dari suatu photodiode (penerima) mempunyai waktu respon yang biasanya dalam satuan nano detik. *Respond time* ini mendefinisikan lama agar photodiode merespon cahaya *infra* merah yang datang pada area penerima. Sebuah photodiode yang baik paling tidak mempunyai *respond time* sebesar 500 nano detik atau kurang. Jika *respond time* terlalu besar maka photodiode ini tidak dapat merespon sinyal cahaya yang dimodulasi dengan sinyal *carrier* frekuensi tinggi dengan baik, hal ini akan mengakibatkan adanya *data loss*.

2.10. ULN 2003.


Pada IC ULN 2003 didalamnya terdapat rangkaian penguat Darlington. Untuk satu IC ULN 2003 terdapat 7 pasang rangkaian Darlington NPN yang tersusun dalam rangkaian *common catoda*. Rangkaian Darlington ini digunakan sebagai saklar. Pada masing-masing rangkaian Darlington arus kolektornya sebesar 500mA. Rangkaian Darlington yang ada di dalam IC ULN 2003 dapat diparalel guna untuk kebutuhan arus yang besar. Karenanya IC ini dapat diaplikasikan untuk *driver relay, driver lampu, driver display* dan *logic buffer*. Pada skripsi ini rangkaian Darlington yang ada pada IC ULN 2003 digunakan sebagai *driver relay* yang digunakan untuk mengendalikan putaran motor DC.

Adapun pin-pin koneksi yang ada dalam IC ULN 2003 dapat dilihat pada gambar 2-12 berikut ini:



Gambar 2-12. Pin-Pin Koneksi Dalam IC ULN2003A ⁽⁹⁾

Sedangkan gambar untuk setiap rangkaian Darlington pada IC ULN 2003 dapat dilihat pada gambar 2-20.



Gambar 2-13. Rangkaian Darlington Didalam IC ULN2003.

Untuk *driver* penggerak *relay* digunakan IC ULN 2003 dan *relay* sebagai komponen utamanya, IC ULN 2003 dapat terpicu dengan tegangan 5 Volt dengan tegangan hubung sebesar 100 Volt dan arus maksimum yang diperbolehkan sebesar 500mA dengan suhu kerja dari -20°C sampai 80°C dengan data yang ada diatas maka IC ULN 2003 mampu digunakan untuk menghidupkan dan mematikan *relay* yang hanya memiliki tegangan maksimal sebesar 12 Volt dengan resistansi kumparan sebesar 400 Ω jadi dapat diketahui arus *relay* sebesar:

$$\begin{aligned}
 \text{Dimana: } I_{\text{relay}} &= \frac{VCC}{R.\text{relay}} \\
 &= \frac{12}{400} \\
 &= 30 \text{ mA}
 \end{aligned}$$


2.11. Bahasa Pemrograman Borland Delphi

Borland Delphi merupakan suatu bahasa pemrograman yang memberikan berbagai fasilitas pembuatan aplikasi visual. Keunggulan bahasa pemrograman ini terletak pada produktifitas, kualitas, pengembangan perangkat lunak, kecepatan kompilasi, pola desain yang menarik serta diperkuat dengan program yang terstruktur. Keunggulan lain dari *Delphi* ini adalah dapat digunakan untuk merancang program aplikasi yang memiliki tampilan seperti program aplikasi lain yang berbasis *Window*. Khusus untuk pemrograman *database*, *Borland Delphi* menyediakan fasilitas objek yang kuat dan lengkap yang memudahkan *programmer* dalam membuat program. Lingkungan pengembangan terpadu atau *Integrated Development Environment (IDE)* dalam program *Delphi* terbagi menjadi beberapa bagian utama, yaitu :

- *Baris Menu* : Menyediakan menu-menu seperti : File, Edit, Search, View, Project, Run, Componen, Database, dll.
- *ToolBar* : Tombol-tombol pada *Toolbarsebenarnya* merupakan tombol speed dari menu-menu yang terdapat pada baris menu.
- *Component palette* : disini terdapat beberapa palette, dimana masing-masing palette didalamnya terdapat komponen-komponen yang akan digunakan dalam pembuatan program.
- *Form Designer* : Merupakan tampilan yang akan disajikan pada saat program kita jalankan (*running*)

- *Code Editor* : Pada Code Editor kita dapat menuliskan program yang akan dijalankan oleh komponen dalam form.
- *Object Inspector* : Disini kita dapat melakukan perubahan terhadap properties dan even dari komponen-komponen yang kita gunakan.
- *Object TreeView* : Tree View merupakan daftar dari komponen-komponen apa saja yang telah kita gunakan dan juga merupakan peta dari program yang kita buat.

Untuk lebih jelasnya perhatikan gambar dibawah ini:



Gambar 2-14. Lembar Kerja Delphi

IDE merupakan sebuah lingkungan dimana semua tombol perintah yang diperlukan untuk mendesain aplikasi, menjalankan dan menguji

- ***New Application.*** Dengan memilih menu ini, berarti akan membuat *project* baru. Jika belum membuka sebuah *project* atau *object* yang dibuka sudah disimpan ke disk. *Delphi* akan menutup *project* tersebut dan akan membuat *project* baru, termasuk membuat jendela *editor* baru dengan nama file UNIT.PAS, *form baru* (form 1) dan menampilkan *object inspector*.
- ***New Form.*** Menu ini dipakai untuk membuat form baru.
- ***New frame.*** Untuk membuat frame kosong dan menambahkannya ke dalam *project*.
- ***Open.*** Menyatakan pada *Delphi* bahwa akan dibuka sebuah *object* dapat berupa sebuah program atau seluruh *project*.
- ***Open Project.*** Untuk membuka sebuah *project*.
- ***Reopen.*** Menu ini dipakai untuk membuka *object favorit* yang sudah pernah dibuka.
- ***Save.*** Menu ini dipakai untuk menyimpan *module* yang sedang aktif.
- ***Save as.*** Dipakai untuk menyimpan *module* dengan nama lain.
- ***Save project as.*** Menu ini dipakai untuk menyimpan *project* dengan nama baru.

- **Save all.** Menyimpan sebuah object yang dibuka.
 - **Close.** Untuk menutup module program dengan formnya. Jika *module* tersebut belum disimpan, saat menutup maka Delphi akan menanyakan apakah modul tersebut akan disimpan.
 - **Close all.** Menutup project.
 - **Use Unit.** Delphi akan menambahkan *klauda uses* pada program yang dibuat. Artinya sebuah unit akan dipakai dalam project.
 - **Print.** Mencetak item Delphi yang telah dipilih.
 - **Exit.** Keluar dari aplikasi Delphi.
2. **Edit :** Dipakai untuk menyuting program.
 3. **Search :** Dipakai untuk mencari dan mengganti kata-kata pada saat menyuting program.
 4. **View :** Dipakai untuk menampilkan atau menyembunyikan jendela-jendela tertentu, misalnya *object inspector*, *code explorer*, *debug* dan lain-lain.
 5. **Project :** Dipakai untuk mengelola *project*. *Form dapay* ditambah dan dibuang dari object, mengkompilasi project dan lain-lain.

6. **Run** : Menu ini dipakai untuk menjalankan program dan memantau jalannya program. Pada saat di run, apabila terjadi salah tulis akan dapat diketahui.
7. **Component** : Dengan menu ini komponen baru dapat ditambah atau diinstal.

2.10.2 Dasar Pemrograman

Dasar pemrograman Delphi diantaranya adalah : Variabel (*Intejer, Real, String*). Percabangan (*If, Than, Else*). Case. Perulangan dengan *For*. Perulangan dengan *Repeat, Until, While, Do*.

- **Variabel** : Delphi menyediakan banyak sekali variabel, tetapi yang sering kita gunakan adalah :
 - i. **Intejer** : Kusus untuk bilangan bulat
 - ii. **Real** : Bisa ditempati bilangan desimal
 - iii. **String** : Untuk menyimpan data
- **Percabangan (*If, Than, Else*)** : Percabangan dilakukan dengan cara menguji suatu kondisi, jika kondisi tersbut bernilai benar (*True*) maka proses akan berlanjut ke program setelah (*Then*) tetapi jika kondisi bernilai salah (*false*) maka proses akan berlanjut ke program setelah (*Else*).

- **Case** : Perintah bersyarat *Case* umumnya digunakan untuk kondisi dengan banyak percabangan, syarat percabangan pada bentuk ini hanya boleh melibatkan satu buah parameter dengan tipe data bukan real, pemeriksaan kondisi disini lebih tepat disebutkan dalam hubungan relasi samadengan (=), dengan demikian bila parameter bernilai tertentu maka dilakukan suatu aksi terkait, bila bernilai lain maka dilakukan aksi yang lain juga.
- **Perulangan dengan For** : Pada perulangan dengan *For*, inisialisasi awal dan kondisi akhir ditentukan dengan menggunakan suatu variabel kendali yang nilainya dibatasi dalam suatu range tertentu.
- **Perulangan dengan While, Do** : Pada metode pengulangan ini aksi hanya akan diproses bila kondisi pengulangan dipenuhi, selama kondisi pengulangan bernilai *True* maka aksi akan dilakukan, dan baru akan berhenti setelah kondisi pengulangan bernilai *False*, karena kondisi pengulangan diperiksa pada bagian awal, maka ada kemungkinan aksi tidak pernah dilakukan, yaitu bila kondisi pengulangan tidak pernah bernilai *True*.
- **Perulangan dengan Repeat, Until** : Metode pengulangan ini juga melakukan pengulangan berdasarkan pemeriksaan kondisi pengulangan hanya saja natur dari pengulangan ini adalah sistem seakan-akan memaksa untuk melakukan pengulangan, sampai diketahui adanya kondisi berhenti, berlawanan dengan *While*, yang akan memproses aksi hanya bila kondisi pengulangan berkondisi *True*,

pada pengulangan *Repeat*, sistem akan memproses aksi selama kondisi berhenti bernilai *False*, dengan demikian aksi akan selalu diproses (minimal satu kali), pada tipe ini pengulangan dapat terjadi terus-menerus (tidak pernah berhenti) yaitu bila kondisi berhenti tidak pernah bernilai *True*.

BAB III

PERANCANGAN DAN PEMBUATAN ALAT

Bab ini membahas mengenai perencanaan alat parkir prabayar dengan menggunakan sensor pada setiap lokasi parkirnya. Secara garis besar, perencanaan alat meliputi dua bagian yaitu:

1. Perencanaan perangkat keras (*hardware*).
2. Perencanaan perangkat lunak (*software*).

3.1. Gambaran Umum

Sistem ini secara keseluruhan pada dasarnya adalah suatu sistem parkir sebagai sistem pembayaran parkir prabayar dengan menggunakan RFID yang berbasis mikrokontroller. Di mana perencanaannya dibagi menjadi tiga bagian yakni memasuki areal tempat parkir, disini *user* melakukan registrasi untuk mendapatkan ID *Card* (kartu RFID) dengan mencatat nomer plat kendaraan serta jumlah deposit biaya parkir yang diinginkan.


Bagi yang telah terregistrasi, dapat men-tag ID *Card* pada tempat yang telah disediakan. Kemudian operator membuka portal pintu masuk dan menyarankan lokasi blok dan kolom parkir terdekat yang masih kosong. Saat kendaraan telah melintasi portal pintu masuk maka operator menutup portal pintu masuk kembali. Saat kendaraan telah menempati blok parkir yang diinginkan maka sensor (*infra red*) pada blok parkir tersebut akan mengirimkan informasi pada kontrol bahwa blok tersebut telah terisi.

Saat kendaraan beranjak keluar, *user* jg harus men-tag ID Card untuk mengakses portal pintu keluar seperti pada saat masuk dan kontrol akan mengurangi deposit untuk biaya jasa parkir yang telah digunakan.

3.2. Perancangan Perangkat Keras

3.2.1. Blok Diagram Perancangan

Adapun blok diagram dari perancangan alat ini secara garis besar adalah sebagai berikut :



Gambar 3-1. Diagram Blok Sistem Keseluruhan.

Fungsi dari masing – masing blok adalah :

1. Personal Computer

Berfungsi digunakan untuk mengolah *database* dan menyimpan identitas kendaraan yang masuk areal parkir.

2. Mikrokontroler AT89S52

- Mikrokontroler kontrol berfungsi sebagai pengendali motor DC, LCD, dan sensor (*IR*) portal.
- Mikrokontroler sensor berfungsi sebagai penerima hasil deteksi sensor pada blok-blok parkir. Rangkaian ini menggunakan 2 mikrokontroler sensor untuk mengatasi masalah jarak pada mekanisme di lapangan.

3. RS-232

Berfungsi sebagai komunikasi serial antara *personal computer* dengan mikrokontroler.

4. RS-485

Berfungsi sebagai komunikasi jarak jauh antar mikrokontroler dengan *computer* karena dapat meminimalkan sistem.

5. RFID

Berfungsi sebagai proses identifikasi seseorang atau objek yang mampu menampilkan identitas kendaraan yang tersimpan di *data base computer*.

6. Motor DC

Berfungsi sebagai penggerak mekanik naik turunnya pintu portal.

7. Driver Relay

Digunakan untuk menggerakkan kontak *relay* yang kemudian digunakan untuk mengaktifkan motor DC.

8. LCD M1632

Menampilkan informasi untuk dibaca oleh *user* / pengguna.

9. Pengkondisi Sinyal

Berfungsi sebagai pengkondisi sinyal dalam keadaan *high* atau *low*.

10. Infra Merah (IR)

Berfungsi *detector* pada blok-blok parkir.

3.2.2. Prinsip Kerja :

Secara garis besar, prinsip kerja dapat dibagi menjadi beberapa bagian, yaitu sistem untuk memasuki pintu areal parkir dan sistem untuk pencarian lokasi kendaraan, yang terakhir pintu keluar areal parkir.

- **Memasuki Areal Parkir**

Pertama-tama setiap pengendra harus melakukan registrasi pada *operator*, disini pengendra mendaftarkan identitas diri serta identitas kendaraan yang digunakan serta melakukan pembayaran sebagai deposit sehingga pengendra dapat menggunakan jasa parkir tanpa perlu membayar dengan uang kontan yang menyusahkan dan memakan waktu tapi sistem secara otomatis men-*debit* dari deposit. Bagi pengendra yang telah teregistrasi akan men-tag ID *Card* pada *reader* RFID maka operator akan membuka portal pintu masuk dan memberi informasi lokasi parkir terdekat yang dapat digunakan oleh

pengendara. Saat kendaraan telah melintasi portal maka operator akan menutup portal tersebut kembali.

- **Petunjuk Blok Parkir**

Untuk penggunaan blok parkir, pengendara dapat menggunakan blok parkir seperti yang telah diinformasikan oleh *operator* sebelumnya yaitu lokasi blok parkir kosong terdekat. Akan tetapi jika pengendara menginginkan untuk menempati lokasi blok parkir yang lain pun tidak menjadi masalah dikarenakan sistem ini melengkapi setiap blok parkirnya dengan sensor (*IR*) dan sensor (*IR*) ini pula yang memberi informasi pada ruang kontrol lokasi blok parkir yang digunakan oleh pengendara tersebut.

- **Meninggalkan lokasi parkir**

Saat meninggalkan lokasi parkir pengendara melewati kembali kartu tersebut pada *reader* RFID untuk total biaya selama memarkir kendaraan, total tersebut akan tampil di komputer sekaligus *operator* akan memberi informasi sisa deposit *user*. Setelah itu *operator* membuka portal pintu keluar dan menutupnya kembali setelah kendaraan telah melintasi portal dengan aman.


3.3. Perancangan Rangkaian Mikrokontroler AT89S52

Disini rangkaian mikrokontroler AT89S52 berfungsi sebagai pengendali alat. Dalam alat ini memakai tiga mikrokontroler karena sensor yang kita gunakan adalah serial sehingga memerlukan penampung-penampung data serial karena letaknya berjauhan maka perlu juga sebuah

mikrokontroller untuk menghubungkan ke *computer*, dan satu sebagai *master*. Agar dapat melakukan prosesnya harus didukung oleh beberapa komponen tambahan, yaitu berupa rangkaian *clock*. dan *reset*.

3.3.1 Konfigurasi Pin Mikrokontroller AT89S52

Penentuan *port-portnya* dan sinyal-sinyal yang digunakan untuk mendukung proses yang akan dilakukan adalah sangat penting. Mikrokontroller AT89S52 adalah suatu *chip* IC yang terdiri-dari 40 pin, dalam perancangan alat ini pin-pin yang digunakan adalah sebagai berikut




Gambar 3-2. Rangkaian Mikrokontroller 1.

Mikrokontroller 1

1. Pin 10 – 12 (*Port* 3.0 RXD – 3.2) inputan dari outputan serial (COM 2) *computer*.
2. Pin 9 (RESET) berfungsi sebagai *Reset*.

3. Pin 18 (XTAL 1) sebagai pembangkit *ossilator (clock)* XTAL 1.
4. Pin 19 (XTAL 2) sebagai pembangkit *Ossilator (clock)* XTAL 2.
5. Pin 20 (GND) berfungsi sebagai *ground*.
6. Pin 21 – 28 (*Port 2.1 – 2.3*) berfungsi sebagai kontrol *relay*.
7. Pin 32 – 39 (*Port 0.7 – 0.0*) berfungsi sebagai control LCD.
8. Pin 31 dan 40(EA/VPP dan VCC) berfungsi sebagai VCC + 5 Volt.




Gambar 3-3. Rangkaian Mikrokontroller 2.

Mikrokontroller 2

1. Pin 9 (*RESET*) berfungsi sebagai *Reset*.
2. Pin 10 - 12 (*Port 3.0 RXD – 3.2*) inputan yang berasal dari mikrokontroller kontrol (mikrokontroller 1).
3. Pin 18 (XTAL 1) sebagai pembangkit *ossilator (clock)* XTAL 1.

4. Pin 19 (XTAL 2) sebagai Pembangkit *Ossilator (clock)* XTAL 2.
5. Pin 20 (GND) berfungsi sebagai *ground*.
6. Pin 31 dan 40 (EA/VPP dan VCC) berfungsi sebagai VCC + 5 Volt.
7. Pin 32 – 39 (*Port 0.7 – 0.0*) sebagai inputan dari sensor infra merah yang berada pada blok-blok parkir.



Gambar 3-4. Rangkaian Mikrokontroller 3.

Mikrokontroller 3

1. Pin 9 (*RESET*) berfungsi sebagai *Reset*.
2. Pin 10 – 12 (*Port 3.0 RXD – 3.2*) inputan yang berasal dari mikrokontroller kontrol (mikrokontroller 2).
3. Pin 18 (XTAL 1) sebagai pembangkit *ossilator (clock)* XTAL 1.
4. Pin 19 (XTAL 2) sebagai Pembangkit *Ossilator (clock)* XTAL 2.


5. Pin 20 (GND) berfungsi sebagai *ground*.
6. Pin 31 dan 40 (EA/VPP dan VCC) berfungsi sebagai VCC + 5 Volt.
7. Pin 32 – 39 (*Port 0.7 – 0.0*) sebagai inputan dari sensor infra merah yang berada pada blok-blok parkir.

3.3.2. Rangkaian *Clock* Minimum Sistem

Rangkaian yang mendukung mikrokontroller ada dua, yaitu rangkaian *clock* dan rangkaian *reset*

- *Clock* (X-TAL 1 dan X-TAL 2, pin 19, 18)

Pin ini dihubungkan dengan kristal bila menggunakan *osilator internal*. X-TAL 1 merupakan masukan ke rangkaian *osilator internal* sedangkan X-TAL 2 keluaran dari rangkaian osilator internal. Untuk keperluan ini diperlukan kapasitor penstabil sebesar 30pF. Dan nilai dari X-TAL tersebut antara 4 – 16 Mhz. Untuk lebih jelasnya dapat dilihat gambar pemasangan X-TAL serta kapasitor yang digunakannya.



Gambar 3-5. Rangkaian Pewaktuan dengan Osilator.


Dalam perancangan ini digunakan kristal sebagai sumber *clock*, kristal dihubungkan diantara kaki – kaki XTAL1 DAN XTAL2 pada mikrokontroler dan kapasitornya dihubungkan ke ground. Kristal yang digunakan sebesar 11,0592 Hz. Waktu yang dibutuhkan untuk mikrokontroler mengolah data adalah :

$$T = \frac{1}{11,0592} \times 12 \text{ periode}$$

$$= 1,085 \mu\text{s}$$

- *Reset* (Pin 9)

Untuk melakukan *reset* sistem pada mikrokontroller yaitu untuk mengawali eksekusi program pada alamat paling rendah yang dapat dimanfaatkan pin *reset* yang ada pada mikrokontroller. Pin 9 dihubungkan dengan rangkaian *reset* rangkaian ini diharapkan agar dapat mempunyai kemampuan *power ON Reset*, yaitu *Reset* terjadi saat *power* diaktifkan. Dibawah ini adalah adalah rangkaian *reset* :




Gambar 3-6. Rangkaian *Reset*.

Sehingga dengan komponen *resistor* dengan nilai 10 K serta kapasitor dengan nilai 10 μ F akan dihasilkan :

$$\begin{aligned} T &= R.C \text{ Ln } 2 \\ &= 0,069 \mu\text{s} \end{aligned}$$

3.4. Perancangan Komunikasi Antara Alat Dengan PC

Komunikasi antara alat dengan PC akan dilakukan secara serial menggunakan *port* serial (*Com*) dari PC. Untuk RFID menggunakan *port* serial 1 (*Com* 1), Sedangkan Mikrokontroller menggunakan *port* serial 2 (*Com* 2). Komunikasi tersebut dirancang menggunakan *baud rate* 9600 bps tanpa paritas, 1 bit start, 8 bit data, dan satu bit stop. Dikarenakan standart komunikasi serial dari PC menggunakan *standart* komunikasi RS232 yang memiliki *range* logika tinggi (H) adalah sebesar -15 Volt sampai -3 Volt, dan logika rendah (L) sebesar 3 Volt sampai 15 Volt. Sedangkan mikrokontroller menggunakan logika TTL yang memiliki logika tinggi (H) sebesar 3 volt sampai 5 volt, dan logika rendah (L) 0 volt sampai 0,45 volt, maka dibutuhkan rangkaian penyesuai kedua kondisi logika tersebut. Perangkat utama dari rangkaian penyesuai kondisi logika RS232 dengan kondisi logika TTL adalah IC MAX 232. Perancangan rangkaian selengkapnya ditetapkan pada *data sheet* seperti pada gambar 3-7:



Gambar 3-7. Perancangan Rangkaian IC MAX232 Sebagai Penyesuai Kondisi Logika RS-232 Dengan Kondisi Logika TTL

3.5. RFID (Radio Frequency Identification)

RFID merupakan suatu alat yang dapat digunakan untuk mengidentifikasi suatu barang / benda, pada skripsi ini digunakan *RFID card* dan *RFID reader*.

3.5.1. RFID Card


RFID card chip yang di dalamnya juga terdapat nomor identitas kartu atau nomor seri kartu yang nantinya nomor tersebut akan diambil oleh reader kartu saat chip dari kartu tersebut dibaca oleh reader kartu, dimana keluaran nomor seri tersebut sudah berupa ASCII dan itu tergantung dari konfigurasi rangkaian reader kartunya.



Gambar 3–8. RFID Card.

3.5.2. RFID Reader

RFID disini yang kita gunakan adalah jenis ID-12, ID-12 yang kita gunakan mempunyai jarak baca maksimal 12 cm. Sesuai dengan data sheet dari reader kartu ID-12 itu sendiri, untuk memperoleh keluaran yang berbentuk ASCII maka reader itu disusun seperti gambar di bawah ini :



Gambar 3-9. Rangkaian RFID Reader.

3.6. Perancangan Rangkaian Driver Relay Motor DC


Untuk rangkaian *driver relay* motor DC digunakan IC ULN 2003A sebagai pengendali arah putaran motor penggerak portal. Pada IC ULN 2003A dapat dipicu dengan tegangan 5 Volt dan arus maksimum sebesar 500mA dengan suhu kerja dari -20°C sampai 80°C. IC ULN2003A mampu menghidupkan dan mematikan *relay* yang hanya memiliki tegangan maksimal sebesar 12 Volt dengan resistansi kumparan sebesar 400 Ω jadi dapat diketahui arus *relay* sebesar :

$$\text{Dimana : } I_{\text{relay}} = \frac{VCC}{R_{\text{relay}}}$$

$$= \frac{12}{400} = 30 \text{ mA}$$

Dengan adanya arus *relay* sebesar 30 mA maka IC ULN2003A dapat menggerakkan *relay* tersebut karena ULN 2003A memiliki arus maksimum sebesar 500 mA sesuai dengan data sheet.

Dibawah ini adalah rangkaian *driver relay* motor DC :




Gambar 3-10. Rangkaian *Driver Relay* Motor DC

3.7. Perancangan Rangkaian Antar Muka RS-485

Sesuai Spesifikasi RS-485, rangkaian ini diletakkan dengan jarak maximal sampai 1200 m dari rangkaian konverter RS-232 ke RS-485. Apabila beda tegangan dalam masukan V_{AB} lebih dari +200 mV (V_A lebih positif dari V_B). Maka dalam *port* penerima (*receiver*) RS-485 akan

berlogika 1, sebaliknya bila beda tegangan V_{AB} kurang dari -200 mV (V_A lebih negative dari V_B), maka *port* penerima (*receiver*) akan berlogika 0.

Rangkaian RS-485 seperti ditunjuk dalam gambar di bawah ini :




Gambar 3-11. Rangkaian RS-485.

Rangkaian IC MAX485 digunakan untuk mengubah level tegangan TTL menjadi tegangan yang *standart* dengan RS-485. Dalam penggunaan IC MAX485. Pin 1(RO) menerima data dan pin 4 (DI) pengirim data (*driver*), jika Pin 1 (RO) diberi logika 1, maka akan berfungsi sebagai penerima data, sebaliknya jika pin 4 (DI) diberi logika rendah maka akan berfungsi sebagai pengirim data. Pemberian logika ini melalui perangkat lunak

3.8. Perancangan Rangkaian Sensor *Infra Merah*

3.8.1. Rangkaian Pemancar (*Transmitter*)

Rangkaian pemancar berfungsi untuk memancarkan sinar *infra red* dengan bantuan LED yang memancarkan *infra red* (IRED), yang nantinya diterima oleh rangkaian penerima *infra red*. Gambar 3 – 12 menunjukkan rangkaian pemancar *infra red*.



Gambar 3-12. Rangkaian Pemancar *Infra Red*.

Mengacu pada gambar rangkaian di atas, agar dioda infra merah dapat memancarkan sinar infra merah diperlukan arus sebesar 10 mA dan tegangan (V_{IR}) sebesar 1,5 Volt. Sesuai dengan persamaan, maka dapat dihitung besarnya R_s sebagai berikut :

$$R_s = \frac{V_{cc} - V_{IR}}{I}$$


$$R_s = \frac{5 - 1,5}{10 \times 10^{-3}}$$

$$R_s = \frac{3,55}{10 \times 10^{-3}}$$

$$R_s = 350 \Omega \cong 330 \Omega.$$

3.8.2. Rangkaian Penerima (*Receiver*)

Rangkaian penerima berfungsi untuk menerima sinyal *infra red* dari pemancar *infra red*, sinyal *infra red* diterima oleh photodiode dan digunakan untuk membias transistor yang difungsikan sebagai saklar (*switching*). Output dari rangkaian ini berupa tegangan. Gambar 3 - 13 menunjukkan rangkaian penerima *infra red*.



Gambar 3 – 13. Rangkaian Penerima *Infra Red*.

Karena transistor dioperasikan untuk saklar (*switching*) maka dioperasikan pada dua titik kerja, yaitu : pada titik saturasi atau pada titik sumbat (*cut off*). Jadi perhitungan nilai resistor yang terpasang pada rangkaian penerima sinyal *infra red* adalah sebagai berikut:

Dapat kita hitung resistansi dengan diketahui $V_{cc} = 5$ volt, $I_{photo diode}$ maka :

$$R_2 = \frac{V_{cc}}{I_{photo diode}}$$

$$= \frac{5}{0.074 \cdot 10^{-3}}$$

$$= 67,5 \times 10^3$$

= 67,5K Ω karena tidak ada di pasaran maka dipakai resistor 68K Ω

V_{bb} merupakan tegangan maju kepada dioda emitor melalui resistor R_b untuk transistor silikon. V_{be} berkisar antara 0,6 – 0,7 volt. arus basis kolektor dapat dicari dengan persamaan :

$$V_{bb} - I_b \cdot R_b - V_{be} = 0$$

Dengan : V_{bb} sebagai tegangan bias

V_{be} adalah tegangan berisi emitor

Rb merupakan tahanan atau resistor basis

Ib merupakan tegangan basis

Melalui rumus :

Diketahui : Vcc : 5 volt, Rc : 10kΩ, Rb : 10kΩ

$$V_{cc} \equiv I_c \times R_c$$

$$\begin{aligned} I_c &= \frac{V_{cc}}{R_c} \\ &= \frac{5}{10 \times 10^3} \\ &= 0,5 \times 10^{-3} \text{ A} \\ &= 0,5 \text{ mA} \end{aligned}$$

$$I_b = \frac{V_{bb} - V_{be}}{R_b}$$

Karena Vbb belum diketahui maka Ib dapat dicari dengan rumus :

$$\begin{aligned} I_b &= \frac{I_c}{\beta} \quad ; \beta = 70 \text{ (dari datasheet)} \\ &= \frac{0,5 \times 10^{-3}}{70} \\ &= 7,14 \times 10^{-6} \text{ A} \\ &= 7,14 \mu\text{A} \end{aligned}$$

Dengan arus yang sangat kecil tersebut tidak mampu untuk membuat transistor *saturation* maka untuk menghasilkan output logic (0/1) digunakan sistem *darlington*.


$$\begin{aligned} V_{bb} &\equiv I_b \times R_b \times V_{be} \\ &= 7,14 \times 10^{-6} \times 10 \times 10^3 \times 0,7 \\ &= 0,05 \text{ Volt} \end{aligned}$$

3.9. Perancangan Perangkat Lunak

Untuk mendukung agar perangkat keras berfungsi sesuai dengan perencanaan, maka diperlukan perangkat lunak sebagai penunjangnya. Untuk mengatur dan mengendalikan keseluruhan sistem perangkat keras yang telah dibuat, harus dibantu dengan perangkat lunak. Sistem aplikasi Mikrokontroler AT89S52 ini dapat mengatur dan mengendalikan keseluruhan sistem apabila ada urutan instruksi yang mendefinisikan secara jelas urutan tugas yang harus dikerjakan.


Urutan instruksi ini sangat penting untuk didefinisikan, karena mikrokontroler bekerja secara pasti berdasarkan urutan instruksi ini, susunan logika perancangan yang salah tidak dapat diketahui oleh mikrokontroler. Selama instruksi yang diterima sesuai dengan aturannya, Mikrokontroler tetap mengerjakan instruksi tersebut. Kesalahan seperti ini baru diketahui ketika kerja sistem aplikasi tidak sesuai dengan spesifikasi awal. Oleh karena itu, perancangan perangkat keras sangat menentukan dalam keberhasilan pembuatan perangkat lunak, sama pentingnya dengan perancangan perangkat keras. Sebuah mikrokontroler tidak akan bekerja bila tidak diberikan program kepadanya. Program tersebut memberitahukan apa yang harus dilakukan oleh mikrokontroler.

3.9.1. Flowchart Mikrokontroller 1




Gambar 3-14. Flowchart Pada Mikrokontroller Kontrol.

3.9.2. Flowchart Mikrokontroller 2




Gambar 3-15. Flowchart Pada Mikrokontroller Sensor Kolom 1.


3.9.3. Flow Chart Mikrokontroller 3




Gambar 3-16. Flowchart Pada Mikrokontroller Sensor Kolom 2.

3.9.4. Flowchart Pada PC







Gambar 3-16. Flowchart Pada Computer.

BAB IV

PENGUJIAN ALAT

4.1. Gambaran Umum

Bab ini akan membahas pengujian alat yang telah dirancang, dirakit serta direalisasikan. Tujuan pengujian alat ini adalah mengetahui kerja dari masing-masing sistem yang dibuat secara per-blok. Dengan demikian dapat diketahui kinerja dari alat yang direncanakan dan dibuat. Secara umum tujuan dari pengujian alat tersebut adalah sebagai berikut :

1. Mengetahui proses kerja dari masing-masing rangkaian.
2. Memudahkan pendataan spesifikasi alat.
3. Mengetahui hasil dari suatu perencanaan yang telah dibuat.
4. Memudahkan perawatan dan perbaikan apabila sewaktu-waktu terjadi kerusakan.

Prosedur Pengujian :

1. Pengujian RFID
2. Pengujian Rangkaian Sensor Photodiode
3. Pengujian *Driver* Motor DC
4. Pengujian LCD
5. Pengujian Komunikasi Serial
6. Pengujian Keseluruhan

4.2. Spesifikasi Alat

4.2.1. Spesifikasi Elektronik

1. Menggunakan Mikrokontroler AT89S52.
2. *Power Supply* Alat adalah 220 Volt AC.
3. Menggunakan komputer sebagai pusat pelayanan informasi.
4. *Supply* tegangan pada rangkaian adalah +5V DC.
5. Menggunakan IC MAX-232 sebagai sarana komunikasi serial.
6. RFID (ID-12) sebagai pembaca kartu.
7. Jenis *interface* yang digunakan adalah *serial port*.
9. LCD sebagai *output* visual.

4.3. Pengujian *Tag* RFID dan *Reader* RFID


Untuk mengetahui apakah RFID *reader* dapat membaca *Tag* (kartu) RFID atau tidak.

4.3.1. Peralatan Yang Digunakan

1. *Tag* (kartu) RFID dan RFID *reader*.
2. *Buzzer*.

4.3.2. Prosedur Pengujian

1. Menyusun rangkaian seperti gambar 4-1.
2. Menempelkan *tag* pada RFID *reader*.
3. Mengamati *reader* dan keluaran pada *buzzer*.




Gambar 4-1. Diagram Blok Pengujian *Tag* Terhadap *Reader* RFID.

4.3.3. Hasil Pengujian

Hasil Pengujian menunjukkan bahwa RFID *reader* dapat membaca *tag* (kartu) RFID atau *tag* dapat diakses oleh *reader* sampai sejauh kurang lebih 5 cm. Dengan demikian RFID untuk digunakan sebagai karcis parkir dan total biaya parkir kartu telah bekerja dengan baik.

Tabel 4-1. Hasil Pengujian RFID.

Jarak jangkauan	Tingkat pengujian	Tingkat Keberhasilan
1 cm	1 kali	Berhasil
	2 kali	Berhasil
	3 kali	Berhasil
2 cm	1 kali	Berhasil
	2 kali	Berhasil
	3 kali	Berhasil
3 cm	1 kali	Berhasil
	2 kali	Berhasil
	3 kali	Berhasil
4 cm	1 kali	Berhasil
	2 kali	Berhasil
	3 kali	Berhasil
5 cm	1 kali	Berhasil
	2 kali	Berhasil
	3 kali	Berhasil
6 cm	1 kali	Tidak Berhasil
	2 kali	Tidak Berhasil
	3 kali	Tidak Berhasil



Gambar 4-2. Pengujian RFID.

4.4. Pengujian Rangkaian Sensor *Infra Red*.

Untuk mengetahui apakah rangkaian sensor cahaya dapat mengkondisikan ada ataupun tidak adanya cahaya pada rangkaian sensor cahaya (photodiode) menjadi kondisi *high* dan *low* pada output rangkaian sensor cahaya. Pengujian rangkaian sensor cahaya dilakukan dengan menutup dan membuka bagian atas photodiode dengan berupa halangan.

4.4.1. Peralatan Yang Digunakan

1. Multimeter Digital.
2. Rangkaian Sensor cahaya (photodiode).
3. Catu daya 5 volt.

4.4.2. Prosedur Pengujian


1. Menghubungkan rangkaian sensor cahaya dengan catudaya 5 volt.
2. Memasukkan hasil pengukuran pada tabel 4-2.

4.4.3. Hasil Pengujian

Tabel 4-2. Hasil Pengujian Photodiode

LOKASI SENSOR		Vout (Volt)	
Kolom	Baris	Terkena Cahaya	Tidak Terkena Cahaya
1	1	4,91	0,32
1	2	4,91	0,68
1	3	4,92	0,53
1	4	4,92	0,56
2	1	5,35	0,71
2	2	5,35	0,84
2	3	5,35	0,86
2	4	5,35	0,98

Dari data tabel 4-2 diatas dapat diketahui bahwa tegangan (Vout) rata-rata pada rangkaian sensor menjadi kondisi *high* adalah 5,13V dan tegangan (Vout) rata-rata pada kondisi *low* adalah 0,68V.



Gambar 4-3. Pengujian *Infra Red*.

4.5. Pengujian Rangkaian *Driver Relay*


Pengujian ini dilakukan untuk mengetahui respon dari *driver relay* pada saat diberi inputan oleh mikrokontroller. Apabila inputan *driver* diberi logika *high*, maka *pot* ULN akan menjadi aktif. Hal ini mengakibatkan *relay* dalam keadaan ON. Dan apabila inputan *driver* diberi logika *low* maka, ULN akan menjadi tidak aktif. Hal ini mengakibatkan *relay* dalam keadaan OFF.

4.5.1. Peralatan Yang Digunakan :

- *Power Supply* +5 volt DC.
- Rangkaian *Driver Relay*.
- Motor Portal.

4.5.2. Prosedur Pengujian

- Membuat rangkaian seperti pada gambar 4-4 dibawah ini :




Gambar 4-4. Rangkaian Pengujian *Driver Relay*

- Memasang *Power Supply* +5 volt DC.
- Mengamati dan mencatat hasilnya pada tabel 4-3 apa yang terjadi pada *relay*.

4.5.3. Hasil Pengujian

Tabel 4-3. Hasil Pengujian *Driver Relay*


Vin	Logika	Relay	Kondisi Motor Portal
0 Volt	<i>Low</i>	Mati	Mati
+5 Volt	<i>High</i>	Aktif	Hidup



Gambar 4-5. Pengujian *Driver Relay*.

4.6. Pengujian LCD

Pengujian LCD bertujuan untuk mengetahui apakah LCD bisa menampilkan data sesuai yang kita inginkan.



Gambar 4-6. Rangkaian Pengujian LCD

Listing Program

```

=====
;
;SUBROUTINE TAMPILAN LCD
;
=====
TAMPIL_1:
    CALL    DISPLAY_CLEAR
    MOV     DPTR,#DATA_1
    CALL    TAMPIL
    CALL    BARIS2_POSISI_40H
    MOV     DPTR,#DATA_2
    CALL    TAMPIL
    RET

=====
;
;    SUBROUTINE LCD
;
=====
INIT_LCD:
    MOV     A,#00101111B    ;Function Set1
    CLR     RS
    CALL    KIRIM1
    CALL    DELAY_5MS
    MOV     A,#00101111B    ;Function Set2
    CALL    INTRUKSI
    MOV     A,#00001000B    ;Display Off
    CALL    INTRUKSI
    MOV     A,#00000001B    ;Display Clear
    CALL    INTRUKSI
    MOV     A,#00000110B    ;Entry Mode
    CALL    INTRUKSI
    MOV     A,#00001100B    ;Display On,Cursor Off,Blink Off

```

```

CALL      INTRUKSI
RET
;
KIRIM1:
MOV      C,ACC.7
MOV      D7,C
MOV      C,ACC.6
MOV      D6,C
MOV      C,ACC.5
MOV      D5,C
MOV      C,ACC.4
MOV      D4,C
SETB     EN
CLR      EN
RET
;
KIRIM2:
MOV      C,ACC.3
MOV      D7,C
MOV      C,ACC.2
MOV      D6,C
MOV      C,ACC.1
MOV      D5,C
MOV      C,ACC.0
MOV      D4,C
SETB     EN
CLR      EN
CALL     DELAY_5MS
RET
;
INTRUKSI:
CLR      RS
CALL     KIRIM1
CALL     KIRIM2
RET
;
TULIS_DATA:
SETB     RS
CALL     KIRIM1
CALL     KIRIM2
RET
;
TAMPIL:
MOV      1DH,#10H
LOOP1:
MOV      A,#00H
MOVC    A,@A+DPTR
CALL     TULIS_DATA
INC      DPTR
DJNZ    1DH,LOOP1
RET
;
DISPLAY_CLEAR:
MOV      A,#01H
CALL     INTRUKSI
RET
;
BARIS1_POSISI_00H:

```

```

MOV      A,#080H
CALL     INTRUKSI
RET
;=====;
BARIS2_POSISI_40H:
MOV      A,#0C0H
CALL     INTRUKSI           ;Ada Delay 5 mS
RET
;=====;
DATA_1:
DB       'SELAMAT DATANG '
DATA_2:
DB       'DI PARKIRAN ITN'

```

Data Hasil Pengujian :

Dari hasil pengujian di atas maka akan didapatkan suatu tampilan

LCD berupa tulisan :

SELAMAT DATANG : pada baris pertama

DI PARKIRAN ITN : pada baris kedua



Gambar 4-7. Pengujian LCD

4.7. Pengujian Komunikasi Serial


4.7.1. Pengujian Komunikasi PC dengan MCU AT89S52

a. Peralatan yang digunakan

- Program Hyper Terminal pada Windows
- Rangkaian *converter* MAX 232 to MAX 485
- Catu daya 5V DC


b. Prosedure Pengujian

- Merangkai sesuai dengan rancangan rangkaiannya masing-masing sesuai dengan gambar rangkaian pada bab 4.
- Menghubungkan masing-masing rangkaian tersebut pada catu daya sebagai sumber tegangan dan mengaktifkannya. Blok diagram komunikasi PC dengan MCU AT89S52 ditunjukkan dalam gambar 4-8.



Gambar 4-8. Blok Diagram Komunikasi PC dengan MCU AT89S52


- Pada rangkaian MAX485 dilakukan pengujian dengan jarak 50 M. Hal ini dilakukan karena jarak komunikasi RS-485 mencapai 4000 feet (1200 meter)



Gambar 4-9. Pengujian Komunikasi PC dengan MCU AT89S52

c. Hasil Pengujian dan Analisa

- Hasil pengujian pada komunikasi PC dengan MCU AT89S52 ditunjukkan dalam gambar 4-10.



Gambar 4-10. Program Hyper Terminal Hasil Pengujian Komunikasi PC dengan MCU AT89S52

Pada program Hyper terminal menunjukkan informasi yang dikirim oleh MCU AT89S52 berupa informasi lokasi baris parkir terdekat yang dapat ditempati oleh pengguna.


4.7.2. Pengujian Komunikasi PC dengan RFID

a. Peralatan yang digunakan

- Program Hyper Terminal pada Windows
- Catu daya 5V DC

b. Prosedure Pengujian


- Merangkai sesuai dengan rancangan rangkaiannya masing-masing sesuai dengan gambar rangkaian pada bab 4.
- Menghubungkan masing-masing rangkaian tersebut pada catu daya sebagai sumber tegangan dan mengaktifkannya. Blok diagram komunikasi PC dengan RFID ditunjukkan dalam gambar 4-11.



Gambar 4-11. Blok Diagram Komunikasi PC dengan RFID

c. Hasil Pengujian dan Analisa

- Hasil pengujian pada komunikasi PC dengan RFID ditunjukkan dalam gambar 4-12.



Gambar 4-12. Program Hyper Terminal Hasil Pengujian Komunikasi PC dengan RFID

Pada program Hyper terminal menunjukkan 12 *digit serial number* dari 4 buah *tag* RFID yang berbeda.

4.8. Pengujian Sistem Keseluruhan

Untuk mengetahui hasil pengujian akhir dari sistem yang telah dibuat .

4.8.1. Peralatan Yang digunakan :

1. Komputer.

2. Rangkaian Serial.
3. Kabel Serial.
4. *Hardware*.
5. Mekanik Miniatur Parkir

4.8.2. Prosedur Pengujian :

1. Hubungkan masing-masing *hardware* dengan mekanik miniatur parkir melalui kabel serial db-15 dan db-25, hubungkan rangkaian serial melalui kabel serial db-9 ke komputer.
2. Cek pada *form* tampilan utama apakah mikrokontroller dalam status *connect* atau *not connect*.
3. Pada PC, masukkan 4 *digit password* yaitu '1234' untuk *Operator* dan '4321' untuk *Admin* yang maksudkan untuk tingkat kewenangan dan tanggung jawab terhadap *data base user*. Inputkan variabel-variabel yang dibutuhkan pada *form* menu utama pada komputer (masuk / keluar, buka / tutup palang pintu masuk, buka / tutup palang pintu keluar, registrasi) untuk menu tambahan (daftar tarif, daftar transaksi, daftar pelanggan) hanya bisa di *edit* oleh *admin*. Selanjutnya *operator* memberikan informasi saran lokasi parkir terdekat yang dapat digunakan oleh pengguna.

4.8.3. Hasil Pengujian

Tabel 4-4. Hasil Pengujian Masuk Area Parkir

NO. ID	NAMA	NOMOR POLISI	JENIS KENDARAAN	BIAYA (Rp.)	SALDO (Rp.)
CF5AC	IFUL A.	N 520 GR	MOBIL	2000	50000
04500	HENDRY	M 511 CE	MOBIL	2000	100000
1D1B6	IRENE	AB 1000 DG	MOBIL	2000	100000
6D981	RIO	AE 389 AD	MOBIL	2000	50000

- Dari hasil pengujian masuk area parkir diatas menunjukkan kartu yang telah teregistrasi dan menunjukkan bahwa sistem dapat berjalan dengan baik.

Tabel 4-5. Hasil Pengujian Lokasi Parkir

LOKASI PARKIR		KONDISI SENSOR	
KOLOM	BARIS	JALAN	TIDAK
1	1	√	--
1	2	√	--
1	3	√	--
1	4	√	--
2	1	√	--
2	2	√	--
2	3	√	--
2	4	√	--


- Dari hasil pengujian penunjukan lokasi parkir maka dapat diketahui bahwa sistem berjalan cukup baik yaitu dengan menempatkan kendaraan dengan benar sehingga *infra red* dapat bekerja dengan baik.

Dari hasil pengujian secara keseluruhan pada masing-masing sistem dapat dikatakan sistem atau mekanik itu dikarenakan ketidaksempurnaan pada mekanik. Sehingga pada saat pengujian sering terjadi macet atau tidak jalan.


Sehingga error disebabkan karena pengaruh mekanik yang kurang sempurna. Kesalahan ini juga dapat terjadi karena beberapa hal, antara lain : kesalahan dalam *human error*, memasukan data yang tidak sesuai dengan ketentuan yang telah ada.




Gambar 4-13. Tampilan Utama Pada *Software* Parkir Prabayar.




Gambar 4-14. Tampilan *Setting* Komunikasi RFID dengan PC




Gambar 4-15. Tampilan *Setting* Komunikasi MCU dengan PC



Gambar 4-16. Tampilan Daftar Tarif




Gambar 4-17. Tampilan Daftar Transaksi Masuk



Gambar 4-18. Tampilan Daftar Transaksi Keluar

ID CARD	PELANGGAN	NO POLISI	Kenderaan	Tgl Registrasi	SALDO (Rp)	OPERATOR
0450Q	HENDRY C	M 511 CE	MOBIL	8/16/2008	100000	admin
1D1B6	NE E. PERWITAS	AB 1000 DG	MOBIL	8/16/2008	96000	admin
6D981	RIO HARIS R.	AE 389 AD	MOBIL	8/26/2008	50000	admin
CF5AC	IFUL ARIFIN	N 520 GR	MOBIL	8/19/2008	50000	admin

Gambar 4-19. Tampilan Daftar Pelanggan



Gambar 4-20. Pengujian Keseluruhan

BAB V

KESIMPULAN DAN SARAN

5.1. Kesimpulan

Dari hasil perancangan dan pengujian alat dapat diambil kesimpulan sebagai berikut :

1. Untuk menghindari komunikasi yang bersamaan maka dalam tugas akhir ini menggunakan tiga mikrokontroller, satu mikrokontroller kontrol, dua mikrokontroller untuk sensor.
2. Dalam 6 kali percobaan *tag* (kartu) RFID dapat diakses oleh reader kurang lebih 5 cm.
3. Dalam percobaan rangkaian sensor (V_{out}) rata-rata pada rangkaian sensor menjadi kondisi *high* adalah 5,13V dan tegangan (V_{out}) rata-rata pada kondisi *low* adalah 0,68V ini menunjukkan nilai tegangan (V_{out}) tidak mengambang.
4. Pada perancangan sistem parkir prabayar ini, digunakan 2 jalur komunikasi serial pada PC yaitu COM1 digunakan untuk komunikasi antara PC dengan RFID *reader* dan COM2 digunakan untuk komunikasi antara PC dengan mikrokontroller.
5. Pada *project* Delphi sistem parkir prabayar digunakan 2 mode akses, yaitu *Admin* dan *Operator* dimana *Admin* mempunyai kewenangan lebih tinggi untuk mengubah isi dari *data base*.
6. Secara keseluruhan dapat dikatakan sistem dapat berjalan dengan baik yaitu dengan menempatkan kendaraan dengan benar sehingga *infra red* dapat bekerja dengan baik.

5.2. Saran

1. Perancangan dan pembuatan alat ini masih belum sempurna, akan lebih sempurna jika digunakan dua *RFID Reader* pada pintu masuk serta pintu keluar dan lokasi kendaraan dengan hasil tertulis mesin printer.
2. Sebaiknya alat diterapkan dan digunakan sesuai dengan prosedur dan ketentuan yang telah disebutkan.

DAFTAR PUSTAKA

- [1]. Data Sheet AT89S52, Atmel Corporation 2001, All Rights Reserved.
- [2]. <http://RFID-handbook.com>
- [3]. Data Sheet RS-232, <http://ww.Maxim-ic.com>
- [4]. Data Sheet RS-485, <http://ww.Maxim-ic.com>
- [5]. Malvino, *Prinsip - Prinsip Elektronika, Buku Dua*, Penerbit Salemba Teknika, Jakarta, Tahun 2004.
- [6]. Seiko Instruments GmbH, *Liquid Crystal Displays Standard Character Modules Application Notes*, Germany, 1998.
- [7]. Data Sheet Infrared LED, www.fairchildsemi.com
- [8]. Data Sheet Infrared Phototransistor, www.fairchildsemi.com
- [9]. Data Sheet ULN2003, www.allegromicro.com
- [10]. Delphi Borland Tutorial, <http://www.superlibrary.com/general/support>.
- [11]. Pulus Andi N., *Teknik Antarmuka dan Pemrograman Mikrokontroler AT89C51*, PT. Elex Media Komputindo, Jakarta, 2003.
- [12]. Wasito S., *Vademekum Elektronika*, PT. GRAMEDIA, Jakarta, 1986.





FORMULIR BIMBINGAN SKRIPSI

Nama : RIO HARIS ROSDIANSYAH
NIM : 0217099
Masa Bimbingan : 14 Februari 2008 – 14 Agustus 2008
Judul Skripsi : Perancangan Dan Pebuatan Parkir Prabayar Dengan Menggunakan RFID Berbasis Mikroontroller AT89S52.

No.	Tanggal	Uraian	Paraf Pembimbing
1.	24-07-2008	Revisi Bab 1, 2, dan 3.	
2.	29-07-2008	ACC Bab 1, 2, dan 3.	
3.	01-08-2008	Revisi Bab 4 dan Foto Alat.	
4.	05-08-2008	Revisi Bab 4.	
5.	07-08-2008	ACC Bab 4.	
6.	11-08-2008	Revisi Bab 5.	
7.	13-08-2008	ACC Bab 5.	
8.	14-08-2008	ACC Maju Ujian Skripsi.	
9.			
10.			

Malang, 2008
Dosen Pembimbing I

Ir. F. Yudi Limpraptono, MT
NIP. Y. 1039500274



FORMULIR BIMBINGAN SKRIPSI


Nama : RIO HARIS ROSDIANSYAH
NIM : 0217099
Masa Bimbingan : 14 Februari 2008 – 14 Agustus 2008
Judul Skripsi : Perancangan Dan Pembuatan Parkir Prabayar Dengan Menggunakan RFID Berbasis Mikroontroller AT89S52.

No.	Tanggal	Uraian	Paraf Pembimbing
1.	24-07-2008	Revisi Bab 1, 2, dan 3.	
2.	29-07-2008	ACC Bab 1, 2, dan 3.	
3.	01-08-2008	Revisi Bab 4 dan Foto Alat.	
4.	05-08-2008	Revisi Bab 4.	
5.	07-08-2008	ACC Bab 4.	
6.	11-08-2008	Revisi Bab 5.	
7.	13-08-2008	ACC Bab 5.	
8.	14-08-2008	ACC Maju Ujian Skripsi.	
9.			
10.			


Malang, 2008
Dosen Pembimbing II

Ir. Yusuf Ismail Nakhoda, MT
NIP. Y. 1018800189

Form S-4b



Title		MİKROKONTROLER KONTROL	
No		1	
Date		15.03.2023	
Author		MUSTAFA KAYA	
Checked		MUSTAFA KAYA	
Scale		1:1	
Sheet No		1	
Total Sheet		1	
Project No		1	
Revision		0	
Drawn By		MUSTAFA KAYA	



Title:		
Size	Number	Revision
A4		
Date:	18-Sep-2010	Sheet of
File:	K:\SKR\FESEKRES-24AMBAROC.HIP\24AMBAROC.SCH	

LISTING PROGRAM KONTROL

```
DATA_TAMPIL EQU 30H
DATA_KOLOM1 EQU 40H
DATA_KOLOM2 EQU 41H
```

```
=====
; POSISI PIN MK DG LCD :
=====
```

```
RS BIT P0.0
RW BIT P0.1
EN BIT P0.2
D4 BIT P0.4
D5 BIT P0.5
D6 BIT P0.6
D7 BIT P0.7
```

```
=====
led BIT P2.5
```

```
power_M1 BIT P2.1
ARAH_M1 BIT P2.2
power_M2 BIT P2.4
ARAH_M2 BIT P2.3
TUTUP_M1 BIT P1.0
BUKA_M1 BIT P1.1
TUTUP_M2 BIT P1.2
BUKA_M2 BIT P1.3
```

```
S_MASUK BIT P1.6
S_KELUAR BIT P1.7
S_485 BIT P3.2
```

```
ORG 00H
JMP MULAI
```

```
MULAI:
```

```
clr RW
CALL INIT_LCD
CALL INIT_SERIAL
CALL TAMPIL_1
```

```
LOOP1_:
CALL TAMPIL_1
```

```
LOOP1_X:
CALL TERIMA_SERIAL
CJNE A,#'A',CEK_SER1
CPL LED
```

1943

1943

1943

1943

1943

1943

1943

1943

1943

1943

1943

1943

```

CALL TAMPIL_BUKA_MASUK
CALL BUKA_MASUK
CALL DELAY_1S
CALL STOP_MASUK
JMP LOOP1_
CEK_SER1:
  CJNE A,#'B',CEK_SER2
  CPL LED
  CALL TAMPIL_TUTUP_MASUK
  CALL TUTUP_MASUK
  CALL DELAY_1S
  CALL STOP_MASUK
  JMP LOOP1_
CEK_SER2:
  CJNE A,#'C',CEK_SER3
  CPL LED
  CALL TAMPIL_BUKA_KELUAR
  CALL BUKA_KELUAR
  CALL DELAY_1S
  CALL STOP_KELUAR
  JMP LOOP1_
CEK_SER3:
  CJNE A,#'D',CEK_SER4
  CPL LED
  CALL TAMPIL_TUTUP_KELUAR
  CALL TUTUP_KELUAR
  CALL DELAY_1S
  CALL STOP_KELUAR
  JMP LOOP1_
CEK_SER4:
  CJNE A,#'G',CEK_SER5           ;PARKIRAN MOBIL PENUH
  CPL LED
  CALL TAMPIL_PENUH1
  JMP LOOP1_X
CEK_SER5:
  CJNE A,#'H',CEK_SER6           ;PARKIRAN MOTOR
  PENUH
  CPL LED
  CALL TAMPIL_PENUH2
  JMP LOOP1_X
CEK_SER6:
  CJNE A,#'I',CEK_SER7           ;PARKIRAN MOBIL DAN MOTOR
  PENUH
  CPL LED
  CALL TAMPIL_PENUH3
  JMP LOOP1_X

```

CEK_SER7:

```
CJNE A,#'J',LOOP1_X
CPL LED
CALL TAMPIL_KOLOM
JMP LOOP1_X
```

```
=====;
; SUBROUTINE TAMPILAN LCD ;
=====;
```

TAMPIL_1:

```
CALL DISPLAY_CLEAR
MOV DPTR,#DATA_1
CALL TAMPIL
CALL BARIS2_POSISI_40H
MOV DPTR,#DATA_2
CALL TAMPIL
RET
```

TAMPIL_BUKA_MASUK:

```
CALL DISPLAY_CLEAR
MOV DPTR,#PINTU_MASUK1
CALL TAMPIL
CALL BARIS2_POSISI_40H
MOV DPTR,#DATA_BUKA
CALL TAMPIL
RET
```

TAMPIL_TUTUP_MASUK:

```
CALL DISPLAY_CLEAR
MOV DPTR,#PINTU_MASUK1
CALL TAMPIL
CALL BARIS2_POSISI_40H
MOV DPTR,#DATA_TUTUP
CALL TAMPIL
RET
```

TAMPIL_BUKA_KELUAR:

```
CALL DISPLAY_CLEAR
MOV DPTR,#PINTU_KELUAR1
CALL TAMPIL
CALL BARIS2_POSISI_40H
MOV DPTR,#DATA_BUKA
CALL TAMPIL
RET
```

TAMPIL_TUTUP_KELUAR:

```
CALL DISPLAY_CLEAR
MOV DPTR,#PINTU_KELUAR1
CALL TAMPIL
CALL BARIS2_POSISI_40H
MOV DPTR,#DATA_TUTUP
```

```

CALL TAMPIL
RET
TAMPIL_PENUH1:
CALL DISPLAY_CLEAR
MOV DPTR,#PARKIR_PENUH1
CALL TAMPIL
CALL BARIS2_POSISI_40H
MOV DPTR,#PARKIR_PENUH2
CALL TAMPIL
RET
TAMPIL_PENUH2:
CALL DISPLAY_CLEAR
MOV DPTR,#PARKIR_PENUH3
CALL TAMPIL
CALL BARIS2_POSISI_40H
MOV DPTR,#PARKIR_PENUH2
CALL TAMPIL
RET
TAMPIL_PENUH3:
CALL DISPLAY_CLEAR
MOV DPTR,#PARKIR_PENUH4
CALL TAMPIL
CALL BARIS2_POSISI_40H
MOV DPTR,#PARKIR_PENUH2
CALL TAMPIL
RET
TAMPIL_KOLOM:
CALL DISPLAY_CLEAR
MOV DPTR,#PARKIR_KOLOM1
CALL TAMPIL
MOV A,#8CH
CALL INTRUKSI
MOV A,DATA_KOLOM1
CALL TULIS_DATA
CALL BARIS2_POSISI_40H
MOV DPTR,#PARKIR_PENUH2
CALL TAMPIL
MOV A,#0CCH
CALL INTRUKSI
MOV A,DATA_KOLOM2
CALL TULIS_DATA
RET

```

```

;-----;
; SUBROUTINE LCD ;
;-----;

```

init_lcd:

```

MOV A,#00101111b      ;function set1
clr RS
CALL kirim1
CALL DELAY_5MS
MOV A,#00101111b      ;function set2
CALL intruksi
MOV A,#00001000b      ;display off
CALL intruksi
MOV A,#00000001b      ;display clear
CALL intruksi
MOV A,#00000110b      ;entry mode
CALL intruksi
mov A,#00001100b      ;display on,cursor off,blink off
call intruksi
RET

```

kirim1:

```

mov C,Acc.7
mov D7,C
mov C,Acc.6
mov D6,C
mov C,ACC.5
mov D5,C
mov C,ACC.4
mov D4,C
setb EN
clr EN
ret

```

kirim2:

```

mov C,Acc.3
mov D7,C
mov C,Acc.2
mov D6,C
mov C,ACC.1
mov D5,C
mov C,ACC.0
mov D4,C
setb EN
clr EN
CALL DELAY_5Ms
ret

```

intruksi:

```

CLR RS
call kirim1

```

```

        call    kirim2
        RET
;=====;
tulis_data:
        SETB   RS
        call    kirim1
        call    kirim2
        RET
;=====;
tampil:
        MOV    1DH,#10H
loop1:
        MOV    A,#00H
        MOVC   A,@A+DPTR
        CALL   tulis_data
        INC    DPTR
        DJNZ  1DH,loop1
        RET
;=====;
display_clear:
        mov    A,#01H
        call   intruksi
        ret
;=====;
BARIS1_posisi_00H:
        MOV    A,#080H
        CALL   intruksi
        RET
;=====;
BARIS2_posisi_40H:
        MOV    A,#0C0H
        CALL   intruksi           ;ada delay 5 ms
        RET
;=====;
; SUBROUTINE PINTU           ;
;=====;
TUTUP_KELUAR:
        CLR   ARAH_M1
        CLR   POWER_M1
        RET
BUKA_KELUAR:
        SETB  ARAH_M1
        CLR   POWER_M1
        RET
STOP_KELUAR:
        SETB  POWER_M1

```



```

    RET
STOP_MASUK:
    SETB POWER_M2
    RET
TUTUP_MASUK:
    CLR  ARAH_M2
    CLR  POWER_M2
    RET
BUKA_MASUK:
    SETB ARAH_M2
    CLR  POWER_M2
    RET

```

```

;=====;
; SUBROUTINE SERIAL DAN INTERUPT EKSTERNAL ;
;=====;

```

```

KIRIM:
    SETB S_485
    clr  TI
    MOV  SBUF,A
    JNB  TI,$
    RET
TERIMA_SERIAL:
    CLR  S_485
    CALL DELAY_5MS
    CLR  RI
    JNB  RI,$
    MOV  A,SBUF
    CJNE A,#'J',RCV_SLS
    CLR  RI
    JNB  RI,$
    MOV  A,SBUF
    MOV  DATA_KOLOM1,A
    CLR  RI
    JNB  RI,$
    MOV  A,SBUF
    MOV  DATA_KOLOM2,A
    MOV  A,#'J'

```

```

RCV_SLS:
    RET

```

```

INIT_SERIAL:
    MOV  SCON,#52H
    MOV  PCON,#0H           ;SMOD ='1';CLOCK DOUBLE
    MOV  TMOD,#20h
    MOV  TCON,#40H
    MOV  TH1,#253          ;BR = 9600 bps PD 11.0592MHz
    RET

```

1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025

1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025

1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025

1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025

```
;  
; SUBROUTINE DELAY ;  
;
```

```
DELAY_5MS:
```

```
    PUSH TMOD  
    PUSH TCON  
    MOV  TMOD,#21H  
    MOV  TH0,#0EDH  
    MOV  TL0,#0FFH  
    SETB TR0  
    JNB  TF0,$  
    CLR  TR0  
    POP  TCON  
    POP  TMOD  
    RET
```

```
DELAY_1S:
```

```
    MOV  30H,#200
```

```
TUNGGU_1S:
```

```
    CALL DELAY_5MS  
    DJNZ 30H,TUNGGU_1S  
    RET
```

```
DELAY_2S:
```

```
    MOV  31H,#2
```

```
TUNGGU_2S:
```

```
    CALL DELAY_1S  
    DJNZ 31H,TUNGGU_2S  
    RET
```

```
DATA_1:
```

```
    DB  'SELAMAT DATANG '
```

```
DATA_2:
```

```
    DB  'DI PARKIRAN ITN'
```

```
PINTU_MASUK1:
```

```
    DB  ' PINTU MASUK '
```

```
PINTU_KELUAR1:
```

```
    DB  ' PINTU KELUAR '
```

```
DATA_BUKA:
```

```
    DB  'TERBUKA HATI2x !'
```

```
DATA_TUTUP:
```

```
    DB  'TERTUTUP HATI2x!'
```

```
PARKIR_PENUH1:
```

```
    DB  ' PARKIRAN MOBIL '
```

```
PARKIR_PENUH2:
```

```
    DB  ' PENUH '
```

```
PARKIR_PENUH3:
```

```
    DB  ' PARKIRAN MOTOR '
```

PARKIR_PENUH4:

DB 'MOBIL DAN MOTOR'

PARKIR_KOLOM1:

DB 'KOLOM 1. '

PARKIR_KOLOM2:

DB 'KOLOM 2. '

END

LISTING PROGRAM MIKROKONTROLLER SENSOR 1

DATA_TAMPIL EQU 30H

```
;  
=====
```

S1	BIT	P0.0
S2	BIT	P0.2
S3	BIT	P0.4
S4	BIT	P0.6
I1	BIT	P2.0
I2	BIT	P2.2
I3	BIT	P2.4
I4	BIT	P2.6
S_485	BIT	P3.2

```
ORG 00H  
    JMP MULAI
```

MULAI:

```
    MOV P0,#0FFH  
    MOV P2,#0FFH  
    CALL INIT_SERIAL
```

LOOP_MULAI:

```
    CLR S_485  
    CALL DELAY_5MS  
    SETB EA  
    SETB ES  
    CALL DELAY_2S  
    CALL DELAY_2S  
    CALL DELAY_2S  
    SETB S_485  
    CALL DELAY_5MS
```

CEK_0:

```
    MOV A,P0  
    MOV P2,A  
    MOV A,#'E'  
    CALL KIRIM  
    JNB S1,CEK_1  
    MOV A,#'1'  
    CALL KIRIM  
    MOV A,#'e'  
    CALL KIRIM  
    JMP LOOP_MULAI
```

CEK_1:

```
    JNB S2,CEK_2  
    MOV A,#'2'
```

THE HISTORY OF THE UNITED STATES

CHAPTER I
 THE DISCOVERY OF AMERICA
 The first discovery of America was made by Christopher Columbus in 1492. He sailed from Spain in search of a westward route to the Indies. On October 12, 1492, he landed on the island of San Salvador in the West Indies. This event marked the beginning of European exploration and settlement in North America.

CHAPTER II
 THE EARLY SETTLEMENTS
 The first permanent European settlement in North America was founded by Spanish explorers in 1492. The settlement was located in the present-day state of Florida. Other early settlements were founded by French and English explorers in the following decades.

CHAPTER III
 THE STRUGGLE FOR TERRITORY
 The struggle for territory between European powers in North America began in the 17th century. The French and English fought a series of wars over control of the continent. The French and Indian War (1754-1763) was the most significant of these conflicts.

CHAPTER IV
 THE REVOLUTIONARY WAR
 The Revolutionary War (1775-1783) was fought between the thirteen original colonies and Great Britain. The war resulted in the colonies gaining independence and forming the United States of America.

CHAPTER V
 THE WESTERN EXPANSION
 The western expansion of the United States began in the late 18th century. The Lewis and Clark expedition (1793-1806) was the first major expedition to explore the western part of the continent. The Louisiana Purchase (1803) was a significant event in the expansion of the United States.

CHAPTER VI
 THE CIVIL WAR
 The Civil War (1861-1865) was fought between the Union and the Confederacy. The war was primarily over the issue of slavery. The Union emerged victorious, and slavery was abolished.

CHAPTER VII
 THE RECONSTRUCTION ERA
 The Reconstruction Era (1865-1877) was a period of rebuilding the South after the Civil War. It was a time of significant social and political change in the United States.

CHAPTER VIII
 THE Gilded Age
 The Gilded Age (1870-1900) was a period of rapid economic growth and industrialization. It was characterized by the rise of a new class of wealthy industrialists and the growth of big business.

CHAPTER IX
 THE PROGRESSIVE ERA
 The Progressive Era (1890-1920) was a period of social and political reform. Progressives sought to address the problems of the Gilded Age, such as poverty and corruption.

CHAPTER X
 THE INTERWAR PERIOD
 The interwar period (1918-1945) was a time of significant social and political change. It was marked by the rise of the New Deal and the end of Prohibition.

CHAPTER XI
 THE SECOND WORLD WAR
 The Second World War (1939-1945) was a global conflict that resulted in the defeat of the Axis powers. It was the deadliest conflict in human history.

CHAPTER XII
 THE COLD WAR
 The Cold War (1945-1991) was a period of tension and rivalry between the United States and the Soviet Union. It was a time of nuclear arms race and proxy wars.

CHAPTER XIII
 THE POST-WAR PERIOD
 The post-war period (1945-1991) was a time of economic growth and social change. It was marked by the rise of the middle class and the end of the Cold War.

CHAPTER XIV
 THE 21ST CENTURY
 The 21st century (1991-present) is a time of rapid technological advancement and global interconnectedness. It is a time of significant social and political change.

```
CALL KIRIM
MOV A,#'e'
CALL KIRIM
JMP LOOP_MULAI
```

```
CEK_2:
JNB S3,CEK_3
MOV A,#'3'
CALL KIRIM
MOV A,#'e'
CALL KIRIM
JMP LOOP_MULAI
```

```
CEK_3:
JNB S4,PENUH
MOV A,#'4'
CALL KIRIM
MOV A,#'e'
CALL KIRIM
JMP LOOP_MULAI
```

```
PENUH:
MOV A,#'0'
CALL KIRIM
MOV A,#'e'
CALL KIRIM
JMP LOOP_MULAI
```

```
=====
;
; SUBROUTINE SERIAL DAN INTERRUPT EKSTERNAL ;
;
=====
```

```
KIRIM:
clr TI
MOV SBUF,A
JNB TI,$
RET
```

```
TERIMA_SERIAL:
CLR TR0
JNB RI,$
CLR RI
RETI
```

```
INIT_SERIAL:
MOV SCON,#52H
MOV PCON,#0H ;SMOD ='1';CLOCK DOUBLE
MOV TMOD,#21h
MOV TH1,#253 ;BR = 9600 bps PD 11.0592MHz
SETB TR1
RET
```

```
=====
;
; SUBROUTINE DELAY ;
;
=====
```

DELAY_5MS:

PUSH TMOD
PUSH TCON
MOV TMOD,#21H
MOV TH0,#0EDH
MOV TL0,#0FFH
SETB TR0
JNB TF0,\$
CLR TR0
POP TCON
POP TMOD
RET

DELAY_2S:

MOV 31H,#2

TUNGGU_2S:

CALL DELAY_1S
DJNZ 31H,TUNGGU_2S
RET

DELAY_1S:

MOV 30H,#200

TUNGGU_1S:

CALL DELAY_5MS
DJNZ 30H,TUNGGU_1S
RET

END

LISTING PROGRAM MIKROKONTROLLER SENSOR 2

DATA_TAMPIL EQU 30H

S1 BIT P0.0
S2 BIT P0.2
S3 BIT P0.4
S4 BIT P0.6
I1 BIT P2.0
I2 BIT P2.2
I3 BIT P2.4
I4 BIT P2.6
S_485 BIT P3.2

ORG 00H
JMP MULAI

MULAI:

MOV P0,#0FFH
MOV P2,#0FFH
CALL INIT_SERIAL

LOOP_MULAI:

CLR S_485
CALL DELAY_5MS
SETB EA
SETB ES
CALL DELAY_2S
CALL DELAY_2S
SETB S_485
CALL DELAY_5MS

CEK_0:

MOV A,P0
MOV P2,A
MOV A,#'F'
CALL KIRIM
JNB S1,CEK_1
MOV A,#'1'
CALL KIRIM
MOV A,#'f'
CALL KIRIM
JMP LOOP_MULAI

CEK_1:

JNB S2,CEK_2
MOV A,#'2'
CALL KIRIM
MOV A,#'f'

STATE OF CALIFORNIA - DEPARTMENT OF REVENUE

STATE OF CALIFORNIA - DEPARTMENT OF REVENUE

STATE OF CALIFORNIA - DEPARTMENT OF REVENUE

1911
1912
1913
1914
1915
1916
1917
1918
1919
1920

1921
1922
1923
1924
1925
1926
1927
1928
1929
1930

1931
1932
1933
1934
1935
1936
1937
1938
1939
1940

1941
1942

1943
1944
1945
1946
1947
1948
1949
1950

```

CALL KIRIM
JMP LOOP_MULAI
CEK_2:
JNB S3,CEK_3
MOV A,#3'
CALL KIRIM
MOV A,#f'
CALL KIRIM
JMP LOOP_MULAI
CEK_3:
JNB S4,PENUH
MOV A,#4'
CALL KIRIM
MOV A,#f'
CALL KIRIM
JMP LOOP_MULAI
PENUH:
MOV A,#0'
CALL KIRIM
MOV A,#f'
CALL KIRIM
JMP LOOP_MULAI

```

```

;
; SUBROUTINE SERIAL DAN INTERRUPT EKSTERNAL ;
;

```

```

KIRIM:
clr TI
MOV SBUF,A
JNB TI,$
RET

```

```

TERIMA_SERIAL:
CLR TR0
JNB RI,$
CLR RI
RETI

```

```

INIT_SERIAL:
MOV SCON,#52H
MOV PCON,#0H ;SMOD = '1';CLOCK DOUBLE
MOV TMOD,#21h
MOV TH1,#253 ;BR = 9600 bps PD 11.0592MHz
SETB TR1
RET

```

```

;
; SUBROUTINE DELAY ;
;

```

```

DELAY_5MS:

```

1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025

1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025

```
PUSH TMOD
PUSH TCON
MOV TMOD,#21H
MOV TH0,#0EDH
MOV TL0,#0FFH
SETB TR0
JNB TF0,$
CLR TR0
POP TCON
POP TMOD
RET
DELAY_2S:
MOV 31H,#2
TUNGGU_2S:
CALL DELAY_1S
DJNZ 31H,TUNGGU_2S
RET
DELAY_1S:
MOV 30H,#200
TUNGGU_1S:
CALL DELAY_5MS
DJNZ 30H,TUNGGU_1S
RET
END
```

Features

- Compatible with MCS-51® Products
- 8K Bytes of In-System Programmable (ISP) Flash Memory
 - Endurance: 1000 Write/Erase Cycles
- 4.0V to 5.5V Operating Range
- Fully Static Operation: 0 Hz to 33 MHz
- Three-level Program Memory Lock
- 256 x 8-bit Internal RAM
- 32 Programmable I/O Lines
- Three 16-bit Timer/Counters
- Eight Interrupt Sources
- Full Duplex UART Serial Channel
- Low-power Idle and Power-down Modes
- Interrupt Recovery from Power-down Mode
- Watchdog Timer
- Dual Data Pointer
- Power-off Flag

Description

The AT89S52 is a low-power, high-performance CMOS 8-bit microcontroller with 8K bytes of in-system programmable Flash memory. The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry-standard 80C51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory programmer. By combining a versatile 8-bit CPU with in-system programmable Flash on a monolithic chip, the Atmel AT89S52 is a powerful microcontroller which provides a highly-flexible and cost-effective solution to many embedded control applications.

The AT89S52 provides the following standard features: 8K bytes of Flash, 256 bytes of RAM, 32 I/O lines, Watchdog timer, two data pointers, three 16-bit timer/counters, a six-vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the AT89S52 is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset.




8-bit Microcontroller with 8K Bytes In-System Programmable Flash

AT89S52

Rev. 1919A-07/01





Model

Microchannel

with 8K Bytes

in-system

programmable

flash

AT8022

Description


The AT8022 is a low-power, high-performance CMOS 8-bit microcontroller. It is designed for use in a wide range of applications, including embedded control systems, data acquisition systems, and industrial control systems. The AT8022 features a 16-bit internal counter, a 16-bit timer, and a 16-bit shift register. It also includes a 16-bit parallel port, a 16-bit serial port, and a 16-bit interrupt system. The AT8022 is available in a 16-pin DIP package and a 16-pin SOIC package.

The AT8022 provides the following features:

- 16-bit internal counter
- 16-bit timer
- 16-bit shift register
- 16-bit parallel port
- 16-bit serial port
- 16-bit interrupt system
- Low-power CMOS technology
- High performance
- Wide operating temperature range
- Small package size




The AT8022 is a versatile microcontroller that can be used in a wide range of applications. It is particularly well-suited for use in embedded control systems, data acquisition systems, and industrial control systems. The AT8022 is available in a 16-pin DIP package and a 16-pin SOIC package.

- Compatible with MCS-51 Protocols
- 8K Bytes of In-System Programmable (ISP) Flash Memory
- 1000 Programmable I/O Pins
- 4.0V to 5.5V Operating Range
- Fully Static Operation: 0 Hz to 20 MHz
- 16-Bit Timer/Counter
- 16-Bit Parallel Port
- 16-Bit Serial Port
- 16-Bit Shift Register
- 16-Bit Interrupt System
- 16-Bit Internal Counter
- Full Duplex UART Serial Channel
- Low-Power Mode and Power-Down Mode
- Internal Recovery from Power-Down Mode
- Watchdog Timer
- Dual Data Memory
- Power on Reset






Pin Configurations



AT89S52

Block Diagram





Pin Description

VCC

Supply voltage.

GND

Ground.

Port 0

Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs.

Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and data memory. In this mode, P0 has internal pullups.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. External pullups are required during program verification.

Port 1

Port 1 is an 8-bit bidirectional I/O port with internal pullups. The Port 1 output buffers can sink/source four TTL inputs. When 1s are written to Port 1 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 1 pins that are externally being pulled low will source current (I_{IL}) because of the internal pullups.

In addition, P1.0 and P1.1 can be configured to be the timer/counter 2 external count input (P1.0/T2) and the timer/counter 2 trigger input (P1.1/T2EX), respectively, as shown in the following table.

Port 1 also receives the low-order address bytes during Flash programming and verification.

Port Pin	Alternate Functions
P1.0	T2 (external count input to Timer/Counter 2), clock-out
P1.1	T2EX (Timer/Counter 2 capture/reload trigger and direction control)
P1.5	MOSI (used for In-System Programming)
P1.6	MISO (used for In-System Programming)
P1.7	SCK (used for In-System Programming)

Port 2

Port 2 is an 8-bit bidirectional I/O port with internal pullups. The Port 2 output buffers can sink/source four TTL inputs. When 1s are written to Port 2 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 2 pins that are externally being pulled low will source current (I_{IL}) because of the internal pullups.

Port 2 emits the high-order address byte during fetches from external program memory and during accesses to

external data memory that use 16-bit addresses (MOVX @ DPTR). In this application, Port 2 uses strong internal pullups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOVX @ RI), Port 2 emits the contents of the P2 Special Function Register.

Port 2 also receives the high-order address bits and some control signals during Flash programming and verification.

Port 3

Port 3 is an 8-bit bidirectional I/O port with internal pullups. The Port 3 output buffers can sink/source four TTL inputs. When 1s are written to Port 3 pins, they are pulled high by the internal pullups and can be used as inputs. As inputs, Port 3 pins that are externally being pulled low will source current (I_{IL}) because of the pullups.

Port 3 also serves the functions of various special features of the AT89S52, as shown in the following table.

Port 3 also receives some control signals for Flash programming and verification.

Port Pin	Alternate Functions
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	$\overline{INT0}$ (external interrupt 0)
P3.3	$\overline{INT1}$ (external interrupt 1)
P3.4	T0 (timer 0 external input)
P3.5	T1 (timer 1 external input)
P3.6	\overline{WR} (external data memory write strobe)
P3.7	\overline{RD} (external data memory read strobe)

RST

Reset input. A high on this pin for two machine cycles while the oscillator is running resets the device. This pin drives High for 96 oscillator periods after the Watchdog times out. The DISRTO bit in SFR AUXR (address 8EH) can be used to disable this feature. In the default state of bit DISRTO, the RESET HIGH out feature is enabled.

ALE/ \overline{PROG}

Address Latch Enable (ALE) is an output pulse for latching the low byte of the address during accesses to external memory. This pin is also the program pulse input (\overline{PROG}) during Flash programming.

In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency and may be used for external timing or clocking purposes. Note, however, that one ALE pulse is skipped during each access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of SFR location 8EH. With the bit set, ALE is active only during a MOVX or MOVC instruction. Otherwise, the pin is

Pin Description

VC0
 8-bit output

8B0

8-bit output

Port 0

Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink about 17 mA current. When the pin is written to port 0, the pin can be used as high-impedance input.

Port 0 can also be configured to be the multi-plexed low-order address/data bus during accesses to external memory. External memory in this mode is used for program and data memory. In this mode, the internal multiplexers are disabled.

Port 0 also receives the code bytes during Flash programming and outputs the code bytes during program verification. External outputs are required during program verification.

Port 1

Port 1 is an 8-bit bidirectional I/O port with internal pull-up. The Port 1 output buffers can sink/source about 17 mA. When the pin is written to Port 1, the pin can be used as high-impedance input and can be used as output. As input, the internal pull-ups are externally being pulled low will cause current (I_{IL}) because of the internal pull-up.

In addition, P1.0 and P1.1 can be configured to be the timer/counter 2 external count input (P1.0/TC2) and timer/counter 2 trigger input (P1.1/TE2), respectively, as shown in the following table.

Port 1 also receives the low-order address bytes during Flash programming and verification.

Port Pin	Alternate Functions
P1.0	TC2 (external count input to Timer/Counter 2) (clock-out)
P1.1	TE2 (Timer/Counter 2 external trigger and enable) (control)
P1.6	MOSI (used for In-System Programming)
P1.6	MISO (used for In-System Programming)
P1.7	SPK (used for In-System Programming)

Port 2

Port 2 is an 8-bit bidirectional I/O port with internal pull-up. The Port 2 output buffers can sink/source about 17 mA. When the pin is written to Port 2, the pin can be used as high-impedance input and can be used as output. As input, the internal pull-ups are externally being pulled low will cause current (I_{IL}) because of the internal pull-up.

Port 2 enables the right-order address byte during accesses to external program memory and during accesses to

external data memory that has 16-bit addresses (MOVX @DPTR) in the application. Port 2 uses strong internal pull-up when writing the output addresses to external data memory that has 8-bit addresses (MOVX @R1). Port 2 enables the contents of the 72 Special Function Registers.

Port 2 also receives the first-order address bits and outputs control signals during Flash programming and verification.

Port 3

Port 3 is an 8-bit bidirectional I/O port with internal pull-up. The Port 3 output buffers can sink/source about 17 mA. When the pin is written to Port 3, the pin can be used as high-impedance input and can be used as output. As input, the internal pull-ups are externally being pulled low will cause current (I_{IL}) because of the internal pull-up.

Port 3 also receives the 16-order address bits and outputs control signals for Flash programming and verification.

Port Pin	Alternate Functions
P3.0	RD (external read) (out)
P3.1	TD (external output) (out)
P3.2	TE2 (external timer) (in)
P3.3	TE1 (external timer) (in)
P3.4	TC1 (timer 0 external) (in)
P3.5	TC0 (timer 0 external) (in)
P3.6	WR (external data memory write) (out)
P3.7	TD (external data memory read) (in)

Port 4

Reset signal. A high on the pin for two machine cycles will reinitialize the device. The pin drives the oscillator output and resets the device. The pin drives high when the external pull-up is connected. The output of the oscillator can be used as an external clock source. The output of the oscillator can be used as the clock source for the device. In the default state of the device, the RESET pin is configured as an output.

ALERT

Address Latch Enable (ALE) is an output pin that enables the low byte of the address during accesses to external memory. The pin is also the program enable signal (PROM) during Flash programming.

In normal operation, ALE is enabled at a constant rate of 100 kHz. The pin is high-impedance and may be used for external timing or timing purposes. However, during timing of external data, ALE is enabled during zero access to external data memory.

If desired, ALE operation can be disabled by setting bit 0 of the SR register (SR0). When bit 0 of SR0 is set, ALE is active only once per MOVX or MOVW instruction. Otherwise, the pin is

weakly pulled high. Setting the ALE-disable bit has no effect if the microcontroller is in external execution mode.

PSEN
Program Store Enable ($\overline{\text{PSEN}}$) is the read strobe to external program memory.

When the AT89S52 is executing code from external program memory, $\overline{\text{PSEN}}$ is activated twice each machine cycle, except that two $\overline{\text{PSEN}}$ activations are skipped during each access to external data memory.

$\overline{\text{EA}}/\text{VPP}$
External Access Enable. $\overline{\text{EA}}$ must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFFFH.

Note, however, that if lock bit 1 is programmed, $\overline{\text{EA}}$ will be internally latched on reset.

$\overline{\text{EA}}$ should be strapped to V_{CC} for internal program executions.

This pin also receives the 12-volt programming enable voltage (V_{PP}) during Flash programming.

XTAL1
Input to the inverting oscillator amplifier and input to the internal clock operating circuit.

XTAL2
Output from the inverting oscillator amplifier.

Table 1. AT89S52 SFR Map and Reset Values

0F8H								0FFH
0F0H	B 00000000							0F7H
0E8H								0EFH
0E0H	ACC 00000000							0E7H
0D8H								0DFH
0D0H	PSW 00000000							0D7H
0C8H	T2CON 00000000	T2MOD XXXXXXXX00	RCAP2L 00000000	RCAP2H 00000000	TL2 00000000	TH2 00000000		0CFH
0C0H								0C7H
0B8H	IP XX000000							0BFH
0B0H	P3 11111111							0B7H
0A8H	IE 0X000000							0AFH
0A0H	P2 11111111		AUXR1 XXXXXXXX0				WDTRST XXXXXXXX	0A7H
98H	SCON 00000000	SBUF XXXXXXXX						9FH
90H	P1 11111111							97H
88H	TCON 00000000	TMOD 00000000	TL0 00000000	TL1 00000000	TH0 00000000	TH1 00000000	AUXR XXX00XX0	8FH
80H	P0 11111111	SP 00001111	DP0L 00000000	DP0H 00000000	DP1L 00000000	DP1H 00000000	PCON 0XXX0000	87H



When the AT89C52 is executing code from external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory.

When the AT89C52 is executing code from external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory.

External Access Enable: EA must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFH. H


External Access Enable: EA must be strapped to GND in order to enable the device to fetch code from external program memory locations starting at 0000H up to FFH.

When the AT89C52 is executing code from external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory.

When the AT89C52 is executing code from external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory.

Table 1. AT89C52 SFR Map and Reset Values

Address	Reset Value	SFR Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0000H	00000000	PC								
0002H	00000000	DPTR								
0003H	00000000	PCON								
0004H	00000000	SP								
0005H	00000000	DPH								
0006H	00000000	DPL								
0007H	00000000	PSW								
0008H	00000000	A								
0009H	00000000	B								
000AH	00000000	C								
000BH	00000000	D								
000CH	00000000	E								
000DH	00000000	F								
000EH	00000000	G								
000FH	00000000	H								
0010H	00000000	I								
0011H	00000000	J								
0012H	00000000	K								
0013H	00000000	L								
0014H	00000000	M								
0015H	00000000	N								
0016H	00000000	O								
0017H	00000000	P								
0018H	00000000	ACC								
0019H	00000000	BCR								
001AH	00000000	BCR								
001BH	00000000	BCR								
001CH	00000000	BCR								
001DH	00000000	BCR								
001EH	00000000	BCR								
001FH	00000000	BCR								
0020H	00000000	BCR								
0021H	00000000	BCR								
0022H	00000000	BCR								
0023H	00000000	BCR								
0024H	00000000	BCR								
0025H	00000000	BCR								
0026H	00000000	BCR								
0027H	00000000	BCR								
0028H	00000000	BCR								
0029H	00000000	BCR								
002AH	00000000	BCR								
002BH	00000000	BCR								
002CH	00000000	BCR								
002DH	00000000	BCR								
002EH	00000000	BCR								
002FH	00000000	BCR								
0030H	00000000	BCR								
0031H	00000000	BCR								
0032H	00000000	BCR								
0033H	00000000	BCR								
0034H	00000000	BCR								
0035H	00000000	BCR								
0036H	00000000	BCR								
0037H	00000000	BCR								
0038H	00000000	BCR								
0039H	00000000	BCR								
003AH	00000000	BCR								
003BH	00000000	BCR								
003CH	00000000	BCR								
003DH	00000000	BCR								
003EH	00000000	BCR								
003FH	00000000	BCR								
0040H	00000000	BCR								
0041H	00000000	BCR								
0042H	00000000	BCR								
0043H	00000000	BCR								
0044H	00000000	BCR								
0045H	00000000	BCR								
0046H	00000000	BCR								
0047H	00000000	BCR								
0048H	00000000	BCR								
0049H	00000000	BCR								
004AH	00000000	BCR								
004BH	00000000	BCR								
004CH	00000000	BCR								
004DH	00000000	BCR								
004EH	00000000	BCR								
004FH	00000000	BCR								
0050H	00000000	BCR								
0051H	00000000	BCR								
0052H	00000000	BCR								
0053H	00000000	BCR								
0054H	00000000	BCR								
0055H	00000000	BCR								
0056H	00000000	BCR								
0057H	00000000	BCR								
0058H	00000000	BCR								
0059H	00000000	BCR								
005AH	00000000	BCR								
005BH	00000000	BCR								
005CH	00000000	BCR								
005DH	00000000	BCR								
005EH	00000000	BCR								
005FH	00000000	BCR								



Special Function Registers

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 1.

Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect.

User software should not write 1s to these unlisted locations, since they may be used in future products to invoke

new features. In that case, the reset or inactive values of the new bits will always be 0.

Timer 2 Registers: Control and status bits are contained in registers T2CON (shown in Table 2) and T2MOD (shown in Table 3) for Timer 2. The register pair (RCAP2H, RCAP2L) are the Capture/Reload registers for Timer 2 in 16-bit capture mode or 16-bit auto-reload mode.

Interrupt Registers: The individual interrupt enable bits are in the IE register. Two priorities can be set for each of the six interrupt sources in the IP register.

Table 2. T2CON – Timer/Counter 2 Control Register

T2CON Address = 0C8H		Reset Value = 0000 0000B						
Bit Addressable								
Bit	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	$C/\overline{T2}$	$CP/\overline{RL2}$
	7	6	5	4	3	2	1	0
Symbol	Function							
TF2	Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK = 1 or TCLK = 1.							
EXF2	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1).							
RCLK	Receive clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in serial port Modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.							
TCLK	Transmit clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in serial port Modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.							
EXEN2	Timer 2 external enable. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.							
TR2	Start/Stop control for Timer 2. TR2 = 1 starts the timer.							
$C/\overline{T2}$	Timer or counter select for Timer 2. $C/\overline{T2}$ = 0 for timer function. $C/\overline{T2}$ = 1 for external event counter (falling edge triggered).							
$CP/\overline{RL2}$	Capture/Reload select. $CP/\overline{RL2}$ = 1 causes captures to occur on negative transitions at T2EX if EXEN2 = 1. $CP/\overline{RL2}$ = 0 causes automatic reloads to occur when Timer 2 overflows or negative transitions occur at T2EX when EXEN2 = 1. When either RCLK or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.							

Special Function Registers

A map of the on-chip memory area called the Special Function Register (SFR) space is shown in Table 1. Note that not all of the addresses are occupied, and unoccupied addresses may not be implemented on the chip. Read accesses to these addresses will in general return random data, and write accesses will have an indeterminate effect. User software should not write to these unimplemented addresses since they may be used in future products to make

new features. In that case, the user is instructed to place a 0 in the bit position (always do!).

Timer 2 Register Control and status bits are contained in registers T2CON (shown in Table 2) and T2MCHD (shown in Table 3) for Timer 2. The register pair (RCAPSH, RCAPSL) are the Cap and latch registers for Timer 2 in 16-bit capture mode or 18-bit auto-relay mode.

Interrupt Registers: The individual interrupt enable bits in the IE register. Two priorities can be set for each of the six interrupts in the IP register.

Table 2. T2CON – Timer/Counter 2 Control Register

Bit	Symbol	Function
7	TFS	Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TFS will not be set when the ROLK = 1, or TCLK = 1.
6	EXFS	Timer 2 external flag set when either a capture or relay is done by a register transition on T2EX1 and T2EX2 = 1. When Timer 2 interrupt is enabled, EXFS = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXFS must be cleared by software. EXFS does not cause an interrupt in sleep mode (DOZE = 1).
5	ROLK	Relay clock enable. When set, causes the relay out to use Timer 2 overflow pulses for the relay output in serial port mode 1 and 2. ROLK = 0 causes Timer 2 overflow to be used for the relay clock.
4	TCLK	Timer clock enable. When set, causes the serial port to use Timer 2 overflow pulses for its timing clock in serial port mode 1 and 2. TCLK = 0 causes Timer 2 overflow to be used for the serial clock.
3	EXEN2	Timer 2 external enable. When set, allows a capture or relay to occur as a result of a register transition on T2EX1. If EXEN2 is not being used to clear the serial port, EXEN2 = 0 causes Timer 2 to ignore events on T2EX1.
2	TFS2	Start-stop control for Timer 2. TFS2 = 1 starts the timer.
1	OT2S	Timer overflow status for Timer 2. OT2S = 0 for the function. OT2S = 1 if a serial event is detected (through the interrupt) and the status bit is set.
0	OT2RLZ	Output relational relay. OT2RLZ = 1 causes software to occur on negative transitions of T2EX1. EXEN2 = 1, T2EX2 = 0 causes relational relay to occur with Timer 2 overflow or relay. The output occurs at T2EX1 when EXEN2 = 1. When other ROLK or TCLK = 1, this bit is ignored and the timer is always in auto-relay mode.

Table 3a. AUXR: Auxiliary Register

AUXR	Address = 8EH	Reset Value = XXX00XX0B																	
	Not Bit Addressable																		
	<table border="1" style="margin: auto; border-collapse: collapse;"> <tr> <td style="width: 10%; text-align: center;">-</td> <td style="width: 10%; text-align: center;">-</td> <td style="width: 10%; text-align: center;">-</td> <td style="width: 10%; text-align: center;">WDIDLE</td> <td style="width: 10%; text-align: center;">DISRTO</td> <td style="width: 10%; text-align: center;">-</td> <td style="width: 10%; text-align: center;">-</td> <td style="width: 10%; text-align: center;">DISALE</td> </tr> <tr> <td style="text-align: center;">Bit</td> <td style="text-align: center;">7</td> <td style="text-align: center;">6</td> <td style="text-align: center;">5</td> <td style="text-align: center;">4</td> <td style="text-align: center;">3</td> <td style="text-align: center;">2</td> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> </tr> </table>	-	-	-	WDIDLE	DISRTO	-	-	DISALE	Bit	7	6	5	4	3	2	1	0	
-	-	-	WDIDLE	DISRTO	-	-	DISALE												
Bit	7	6	5	4	3	2	1	0											
-	Reserved for future expansion																		
DISALE	Disable/Enable ALE																		
	DISALE	Operating Mode																	
	0	ALE is emitted at a constant rate of 1/6 the oscillator frequency																	
	1	ALE is active only during a MOVX or MOVC instruction																	
DISRTO	Disable/Enable Reset out																		
	DISRTO																		
	0	Reset pin is driven High after WDT times out																	
	1	Reset pin is input only																	
WDIDLE	Disable/Enable WDT in IDLE mode																		
	WDIDLE																		
	0	WDT continues to count in IDLE mode																	
	1	WDT halts counting in IDLE mode																	

Dual Data Pointer Registers: To facilitate accessing both internal and external data memory, two banks of 16-bit Data Pointer Registers are provided: DP0 at SFR address locations 82H-83H and DP1 at 84H-85H. Bit DPS = 0 in SFR AUXR1 selects DP0 and DPS = 1 selects DP1. The user should always initialize the DPS bit to the

appropriate value before accessing the respective Data Pointer Register.

Power Off Flag: The Power Off Flag (POF) is located at bit 4 (PCON.4) in the PCON SFR. POF is set to "1" during power up. It can be set and reset under software control and is not affected by reset.

Table 3b. AUXR1: Auxiliary Register 1

AUXR1	Address = A2H	Reset Value = XXXXXXX0B																	
	Not Bit Addressable																		
	<table border="1" style="margin: auto; border-collapse: collapse;"> <tr> <td style="width: 10%; text-align: center;">-</td> <td style="width: 10%; text-align: center;">-</td> <td style="width: 10%; text-align: center;">-</td> <td style="width: 10%; text-align: center;">-</td> <td style="width: 10%; text-align: center;">-</td> <td style="width: 10%; text-align: center;">-</td> <td style="width: 10%; text-align: center;">-</td> <td style="width: 10%; text-align: center;">DPS</td> </tr> <tr> <td style="text-align: center;">Bit</td> <td style="text-align: center;">7</td> <td style="text-align: center;">6</td> <td style="text-align: center;">5</td> <td style="text-align: center;">4</td> <td style="text-align: center;">3</td> <td style="text-align: center;">2</td> <td style="text-align: center;">1</td> <td style="text-align: center;">0</td> </tr> </table>	-	-	-	-	-	-	-	DPS	Bit	7	6	5	4	3	2	1	0	
-	-	-	-	-	-	-	DPS												
Bit	7	6	5	4	3	2	1	0											
-	Reserved for future expansion																		
DPS	Data Pointer Register Select																		
	DPS																		
	0	Selects DPTR Registers DP0L, DP0H																	
	1	Selects DPTR Registers DP1L, DP1H																	



Memory Organization

MCS-51 devices have a separate address space for Program and Data Memory. Up to 64K bytes each of external Program and Data Memory can be addressed.

Program Memory

If the \overline{EA} pin is connected to GND, all program fetches are directed to external memory.

On the AT89S52, if \overline{EA} is connected to V_{CC} , program fetches to addresses 0000H through 1FFFH are directed to internal memory and fetches to addresses 2000H through FFFFH are to external memory.

Data Memory

The AT89S52 implements 256 bytes of on-chip RAM. The upper 128 bytes occupy a parallel address space to the Special Function Registers. This means that the upper 128 bytes have the same addresses as the SFR space but are physically separate from SFR space.

When an instruction accesses an internal location above address 7FH, the address mode used in the instruction specifies whether the CPU accesses the upper 128 bytes of RAM or the SFR space. Instructions which use direct addressing access of the SFR space.

For example, the following direct addressing instruction accesses the SFR at location 0A0H (which is P2).

```
MOV 0A0H, #data
```

Instructions that use indirect addressing access the upper 128 bytes of RAM. For example, the following indirect addressing instruction, where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than P2 (whose address is 0A0H).

```
MOV @R0, #data
```

Note that stack operations are examples of indirect addressing, so the upper 128 bytes of data RAM are available as stack space.

Memory Organization

MC8251 devices have a separate address space for Program and Data Memory. Up to 64K bytes each of external Program and Data Memory can be addressed.

Program Memory

If the EA pin is connected to GND, all program memory is directed to external memory.

On the AT89C51, if EA is connected to V_{CC}, program memory and data memory are directed to external memory. Internal memory and data memory are directed to internal memory and data memory.

Data Memory

The AT89C51 implements 256 bytes of on-chip RAM. The upper 128 bytes occupy a parallel address space to the Special Function Registers. This means that the upper 128 bytes have the same addresses as the SFR space but are physically separate from SFR space.

When an instruction accesses an internal location above address 255, the address points to the internal location. Whether the CPU accesses the upper 128 bytes of RAM or the SFR space, instructions which use direct addressing access of the SFR space.

For example, the following direct addressing instruction accesses the SFR at location 0A0H (value is F5H).

```
MOVB #F5H, 0A0H
```

Instructions that use indirect addressing access the upper 128 bytes of RAM. For example, the following indirect addressing instruction, where R0 contains 0A0H, accesses the data byte at address 0A0H, rather than the SFR at address 0A0H.

```
MOVB @R0, #F5H
```

Note that stack operations are examples of indirect addressing, as the upper 128 bytes of data RAM are available as stack space.

Watchdog Timer (One-time Enabled with Reset-out)

The WDT is intended as a recovery method in situations where the CPU may be subjected to software upsets. The WDT consists of a 13-bit counter and the Watchdog Timer Reset (WDTRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, it will increment every machine cycle while the oscillator is running. The WDT timeout period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow reset). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.

Using the WDT

To enable the WDT, a user must write 01EH and 0E1H in sequence to the WDTRST register (SFR location 0A6H). When the WDT is enabled, the user needs to service it by writing 01EH and 0E1H to WDTRST to avoid a WDT overflow. The 13-bit counter overflows when it reaches 8191 (1FFFH), and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 8191 machine cycles. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write-only register. The WDT counter cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is $96 \times TOSC$, where $TOSC = 1/FOSC$. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed within the time required to prevent a WDT reset.

WDT During Power-down and Idle

In Power-down mode the oscillator stops, which means the WDT also stops. While in Power-down mode, the user does not need to service the WDT. There are two methods of exiting Power-down mode: by a hardware reset or via a level-activated external interrupt which is enabled prior to entering Power-down mode. When Power-down is exited with hardware reset, servicing the WDT should occur as it normally does whenever the AT89S52 is reset. Exiting Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt used to exit Power-down mode.

To ensure that the WDT does not overflow within a few states of exiting Power-down, it is best to reset the WDT just before entering Power-down mode.

Before going into the IDLE mode, the WDIDLE bit in SFR AUXR is used to determine whether the WDT continues to count if enabled. The WDT keeps counting during IDLE (WDIDLE bit = 0) as the default state. To prevent the WDT from resetting the AT89S52 while in IDLE mode, the user should always set up a timer that will periodically exit IDLE, service the WDT, and reenter IDLE mode.

With WDIDLE bit enabled, the WDT will stop to count in IDLE mode and resumes the count upon exit from IDLE.

UART

The UART in the AT89S52 operates the same way as the UART in the AT89C51 and AT89C52. For further information on the UART operation, refer to the ATMEL Web site (<http://www.atmel.com>). From the home page, select 'Products', then '8051-Architecture Flash Microcontroller', then 'Product Overview'.

Timer 0 and 1

Timer 0 and Timer 1 in the AT89S52 operate the same way as Timer 0 and Timer 1 in the AT89C51 and AT89C52. For further information on the timers' operation, refer to the ATMEL Web site (<http://www.atmel.com>). From the home page, select 'Products', then '8051-Architecture Flash Microcontroller', then 'Product Overview'.

Timer 2

Timer 2 is a 16-bit Timer/Counter that can operate as either a timer or an event counter. The type of operation is selected by bit $C/\overline{T2}$ in the SFR T2CON (shown in Table 2). Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON, as shown in Table 3. Timer 2 consists of two 8-bit registers, TH2 and TL2. In the Timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

Table 3. Timer 2 Operating Modes

RCLK +TCLK	CP/ $\overline{RL2}$	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	X	1	Baud Rate Generator
X	X	0	(Off)



To ensure that the WDT does not overflow within a few states of exiting Power-down mode, it is best to reset the WDT just before entering Power-down mode. Before going into the IDLE mode, the WDTLE bit in SFR1 (WDRST) should be set to 1 to enable the WDT. To prevent the WDT from resetting the AT89C52 while in IDLE mode, the user should always set up a timer that will periodically exit IDLE mode. The WDT and timer IDLE mode. When WDTLE is enabled, the WDT will stop to count in IDLE mode and resume the count upon exit from IDLE.

UART

The UART in the AT89C52 operates the same way as the UART in the AT89C51 and AT89C52. For further information on the UART operation, refer to the ATMEL Web site (<http://www.atmel.com>). From the home page, select "Products", then "8051-Architecture Flash Microcontroller", then "Product Overview".

Timer 0 and 1

Timer 0 and Timer 1 in the AT89C52 operate the same way as Timer 0 and Timer 1 in the AT89C51 and AT89C52. For further information on the timer operation, refer to the ATMEL Web site (<http://www.atmel.com>). From the home page, select "Products", then "Product Overview". Microcontroller, then "Product Overview".

Timer 2

Timer 2 is a 16-bit timer/counter that can operate as either a timer or a event counter. The type of operation is selected by bits 0 and 1 in the SFR T2CON (shown in Table 3). Timer 2 has three operating modes: capture, auto-reload (up or down counting), and baud rate generator. The modes are selected by bits in T2CON, as shown in Table 3. Timer 2 consists of two 8-bit registers, TH2 and TL2. In the timer function, the TL2 register is incremented every machine cycle. Since a machine cycle consists of 12 oscillator periods, the count rate is 1/12 of the oscillator frequency.

Table 3. Timer 2 Operating Modes

MODE	TR2	CPRL2	CPRL2	ROCK+TCLK
16-bit Auto-reload	1	0	0	0
16-bit Capture	1	1	0	0
Baud Rate Generator	1	X	X	0
(CPU)	0	X	X	X

Watchdog Timer (One-time Enabled with Reset-out)


The WDT is intended as a recovery method in all cases where the CPU may be subjected to software errors. The WDT consists of a 13-bit counter and the Watchdog Timer Register (WDRST) SFR. The WDT is defaulted to disable from exiting reset. To enable the WDT, a user must write 01EH and 021H to the WDRST register (SFR location 0A1H). When the WDT is enabled, it will increment every machine cycle while the device is running. The WDT timeout period is dependent on the external clock frequency. There is no way to disable the WDT except through reset (either hardware reset or WDT overflow). When WDT overflows, it will drive an output RESET HIGH pulse at the RST pin.

Leaving the WDT

To enable the WDT, a user must write 01EH and 021H to the WDRST register (SFR location 0A1H). When the WDT is enabled, the user needs to service it by writing 01EH and 021H to WDRST to avoid a WDT overflow. The 13-bit counter overflows when it reaches 0101 (13FFH), and this will reset the device. When the WDT is enabled, it will increment every machine cycle while the oscillator is running. This means the user must reset the WDT at least every 6481 machine cycles. To reset the WDT, the user must write 01EH and 021H to WDRST. WDRST is a write-only register. The WDT count cannot be read or written. When WDT overflows, it will generate an output RESET pulse at the RST pin. The RESET pulse duration is 96ATOSC, where TOSC = 1/POSC. To make the best use of the WDT, it should be serviced in those sections of code that will periodically be executed with the time required to prevent a WDT reset.

WDT During Power-down and Idle

Power-down mode (the oscillator stops, which means the WDT also stops). While in Power-down mode, the user does not need to service the WDT. There are two methods of exiting Power-down mode: by a hardware reset or via a level-activated external interrupt which is enabled prior to entering Power-down mode. When Power-down is exited, hardware reset, enabling the WDT should occur as it normally does whenever the AT89C52 is reset. Externally, Power-down with an interrupt is significantly different. The interrupt is held low long enough for the oscillator to stabilize. When the interrupt is brought high, the interrupt is serviced. To prevent the WDT from resetting the device while the interrupt pin is held low, the WDT is not started until the interrupt is pulled high. It is suggested that the WDT be reset during the interrupt service for the interrupt to exit Power-down mode.



In the Counter function, the register is incremented in response to a 1-to-0 transition at its corresponding external input pin, T2. In this function, the external input is sampled during S5P2 of every machine cycle. When the samples show a high in one cycle and a low in the next cycle, the count is incremented. The new count value appears in the register during S3P1 of the cycle following the one in which the transition was detected. Since two machine cycles (24 oscillator periods) are required to recognize a 1-to-0 transition, the maximum count rate is 1/24 of the oscillator frequency. To ensure that a given level is sampled at least once before it changes, the level should be held for at least one full machine cycle.

Capture Mode

In the capture mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 is a 16-bit timer or counter which upon overflow sets bit TF2 in T2CON.

Figure 5. Timer in Capture Mode




Figure 6 shows Timer 2 automatically counting up when DCEN=0. In this mode, two options are selected by bit EXEN2 in T2CON. If EXEN2 = 0, Timer 2 counts up to 0FFFFH and then sets the TF2 bit upon overflow. The overflow also causes the timer registers to be reloaded with the 16-bit value in RCAP2H and RCAP2L. The values in Timer in Capture Mode RCAP2H and RCAP2L are preset by software. If EXEN2 = 1, a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at external input T2EX. This transition also sets the EXF2 bit. Both the TF2 and EXF2 bits can generate an interrupt if enabled.

Setting the DCEN bit enables Timer 2 to count up or down, as shown in Figure 6. In this mode, the T2EX pin controls

This bit can then be used to generate an interrupt. If EXEN2 = 1, Timer 2 performs the same operation, but a 1-to-0 transition at external input T2EX also causes the current value in TH2 and TL2 to be captured into RCAP2H and RCAP2L, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set. The EXF2 bit, like TF2, can generate an interrupt. The capture mode is illustrated in Figure 5.

Auto-reload (Up or Down Counter)

Timer 2 can be programmed to count up or down when configured in its 16-bit auto-reload mode. This feature is invoked by the DCEN (Down Counter Enable) bit located in the SFR T2MOD (see Table 4). Upon reset, the DCEN bit is set to 0 so that timer 2 will default to count up. When DCEN is set, Timer 2 can count up or down, depending on the value of the T2EX pin.

the direction of the count. A logic 1 at T2EX makes Timer 2 count up. The timer will overflow at 0FFFFH and set the TF2 bit. This overflow also causes the 16-bit value in RCAP2H and RCAP2L to be reloaded into the timer registers, TH2 and TL2, respectively.

A logic 0 at T2EX makes Timer 2 count down. The timer underflows when TH2 and TL2 equal the values stored in RCAP2H and RCAP2L. The underflow sets the TF2 bit and causes 0FFFFH to be reloaded into the timer registers.

The EXF2 bit toggles whenever Timer 2 overflows or underflows and can be used as a 17th bit of resolution. In this operating mode, EXF2 does not flag an interrupt.

This bit can then be used to generate an interrupt if
1. EXEN = 1. Timer 2 generates an interrupt upon overflow and
2. EXEN = 1. In this function, the external pin is sampled
during SPT of every machine cycle. When a high is detected,
allow a high in one cycle and a low in the next cycle, the
count is incremented. The new count value is stored in the
register during SPT of the cycle following the overflow. When
the transition was detected. Since two machine cycles (2x
oscillation periods) are required to register a 1-to-0 or 0-
to-1 transition, the maximum count rate is 1/2 of the oscillator fre-
quency. To ensure that a given level is sampled at least
once before it changes, the level should be held for at least
one full machine cycle.

Auto-reload (Up or Down Counter)

Timer 2 can be programmed to count up or down when
configured in its 16-bit auto-reload mode. This feature is
invoked by the DEN (Down Counter Enable) bit located in
the SFR T2MOD (see Table 4). Upon reset, the DEN bit
is set to 0 so that timer 2 will default to count up. When
DEN is set, timer 2 can count up or down, depending on
the value of the T2EX pin.

In the Counter function, the register is incremented in
response to a 1-to-0 transition of its corresponding external
input pin, T2. In this function, the external pin is sampled
during SPT of every machine cycle. When a high is detected,
allow a high in one cycle and a low in the next cycle, the
count is incremented. The new count value is stored in the
register during SPT of the cycle following the overflow. When
the transition was detected. Since two machine cycles (2x
oscillation periods) are required to register a 1-to-0 or 0-
to-1 transition, the maximum count rate is 1/2 of the oscillator fre-
quency. To ensure that a given level is sampled at least
once before it changes, the level should be held for at least
one full machine cycle.

Capture Mode

In the capture mode, two options are selected by bit
EXEN in T2CON. If EXEN = 0, timer 2 is a 16-bit timer
or counter which upon overflow sets bit T2F in T2CON.

Figure 5. Timer in Capture Mode



Figure 5 shows timer 2 auto-reload mode. In this mode, two options are selected by bit
EXEN in T2CON. If EXEN = 0, timer 2 counts up to
0xFFFF and then sets the T2F bit upon overflow. The
overflow also causes the timer registers to be reloaded with
the 16-bit value in RCAP2H and RCAP2L. The values in
timer in Capture Mode RCAP2H and RCAP2L are preset
by software. If EXEN = 1, a 16-bit reload can be triggered
either by an overflow or by a 1-to-0 transition of external
input T2EX. This transition also sets the EXEN bit. Down the
T2F and EXEN bits can generate an interrupt if enabled.
Setting the DEN bit enables timer 2 to count up or down
as shown in Figure 6. In this mode, the T2EX pin controls

the direction of the count. A logic 0 at T2EX causes timer 2
to count up. The timer will overflow in RCAP2H and RCAP2L
and set the T2F bit. This overflow also causes the 16-bit value in
RCAP2H and RCAP2L to be reloaded into the timer regis-
ters. TH2 and TL2, respectively.
A logic 0 at T2EX makes timer 2 count down. The timer
underflows when TH2 and TL2 equal the values stored in
RCAP2H and RCAP2L. The underflow sets the T2F bit and
causes RCAP2H to be reloaded into the timer registers.
The EXEN bit toggles whenever timer 2 overflows or
underflows and can be used as a 1/2 bit resolution in
its counting mode. EXEN does not flag an interrupt

Figure 6. Timer 2 Auto Reload Mode (DCEN = 0)




Table 4. T2MOD – Timer 2 Mode Control Register

T2MOD Address = 0C9H								Reset Value = XXXX XX00B	
Not Bit Addressable									
Bit	7	6	5	4	3	2	1	0	
	-	-	-	-	-	-	T2OE	DCEN	
Symbol	Function								
-	Not implemented, reserved for future								
T2OE	Timer 2 Output Enable bit								
DCEN	When set, this bit allows Timer 2 to be configured as an up/down counter								

Figure 8. Timer 2 Auto Reload Mode (DREN = 0)



Table 4. Timer 2 Mode Control Register

Symbol	Function
TR2	Timer 2 Output Enable
COLN	When set, the bit allows TH2 to be compared to the reload value.

Reload Value = 0000 1000

Reload Value = 0000 1000

TH2

OUT2

Function

Symbol

When set, the bit allows TH2 to be compared to the reload value.

Timer 2 Output Enable

TR2

When set, the bit allows TH2 to be compared to the reload value.

COLN

Figure 7. Timer 2 Auto Reload Mode (DCEN = 1)





Figure 8. Timer 2 in Baud Rate Generator Mode



Baud Rate Generator

Timer 2 is selected as the baud rate generator by setting TCLK and/or RCLK in T2CON (Table 2). Note that the baud rates for transmit and receive can be different if Timer 2 is used for the receiver or transmitter and Timer 1 is used for the other function. Setting RCLK and/or TCLK puts Timer 2 into its baud rate generator mode, as shown in Figure 8.

The baud rate generator mode is similar to the auto-reload mode, in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in Modes 1 and 3 are determined by Timer 2's overflow rate according to the following equation.

$$\text{Modes 1 and 3 Baud Rates} = \frac{\text{Timer 2 Overflow Rate}}{16}$$

The Timer can be configured for either timer or counter operation. In most applications, it is configured for timer operation (CP/T2 = 0). The timer operation is different for Timer 2 when it is used as a baud rate generator. Normally, as a timer, it increments every machine cycle (at 1/12 the oscillator frequency). As a baud rate generator, however, it

increments every state time (at 1/2 the oscillator frequency). The baud rate formula is given below.


$$\frac{\text{Modes 1 and 3}}{\text{Baud Rate}} = \frac{\text{Oscillator Frequency}}{32 \times [65536 - \text{RCAP2H}, \text{RCAP2L}]}$$

where (RCAP2H, RCAP2L) is the content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

Timer 2 as a baud rate generator is shown in Figure 8. This figure is valid only if RCLK or TCLK = 1 in T2CON. Note that a rollover in TH2 does not set TF2 and will not generate an interrupt. Note too, that if EXEN2 is set, a 1-to-0 transition in T2EX will set EXF2 but will not cause a reload from (RCAP2H, RCAP2L) to (TH2, TL2). Thus, when Timer 2 is in use as a baud rate generator, T2EX can be used as an extra external interrupt.

Note that when Timer 2 is running (TR2 = 1) as a timer in the baud rate generator mode, TH2 or TL2 should not be read from or written to. Under these conditions, the Timer is incremented every state time, and the results of a read or write may not be accurate. The RCAP2 registers may be read but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Figure 9. Timer 2 in Clock-Out Mode



Baud Rate Generator

Timer 2 is selected as the baud rate generator by setting
 T2CON and R2CON in T2CON (Table 2). Note that the
 baud rates for transmit and receive can be different if Timer
 2 is used for the receiver or transmitter and Timer 1 is used
 for the other function. Setting R2CON and T2CON puts
 Timer 2 into the baud rate generator mode, as shown in Fig-
 ure 8.

The baud rate generator mode is similar to the auto-reload
 mode, in that a reload in T2L is done in register R2CONH
 and R2CONL, which are placed by software.

The baud rates in Modes 1 and 2 are determined by Timer
 2's overflow rate according to the following equation:

$$\text{Mode 1 and 2 Baud Rate} = \frac{\text{Timer 2 Overflow Rate}}{16}$$

The Timer can be configured for either timer or counter
 operation. In most applications, it is configured for timer
 operation (R2P2 = 0). The timer operation is different from
 Timer 2 when it is used as a baud rate generator. Ideally,
 as a timer, it increments every machine cycle (1/12 the
 oscillator frequency). As a baud rate generator, however, it

increments every state time (1/2 the oscillator fre-
 quency). The baud rate formula is given below.

$$\text{Baud Rate} = \frac{\text{Oscillator Frequency}}{16 \times (256 - \text{R2CONH}) \times \text{R2CONL}}$$

where (R2CONH, R2CONL) is the content of R2CONH and
 R2CONL, which are 16-bit unsigned integers.

Figure 8 shows a baud rate generator as shown in Figure 8. This
 figure is valid only if R2CON = 1 in T2CON. Note
 that a reload in T2L does not set T2L and will not gener-
 ate an interrupt. Note too that if EXL2 is set, a reload
 in T2L will set EXF2, but will not cause a reload
 from (R2CONH, R2CONL) to (T2L, T2H). Just when Timer
 2 is in use as a baud rate generator, T2EX can be used as
 an external interrupt.

Note that when Timer 2 is running (R2S = 1) as a timer,
 the baud rate generator mode (R2P2 = 1) should not be
 used. In other words, under these conditions, the Timer 2
 should not be used. The R2P2 register may be
 read but should not be written for because a write might
 overlap a reload and cause write and/or reload errors. The
 data should be moved to (R2S) before accessing the
 Timer 2 or R2CON register.

Figure 8. Timer 2 in Clock-Out Mode



Programmable Clock Out

A 50% duty cycle clock can be programmed to come out on P1.0, as shown in Figure 9. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed to input the external clock for Timer/Counter 2 or to output a 50% duty cycle clock ranging from 61 Hz to 4 MHz at a 16 MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit $C/\overline{T2}$ (T2CON.1) must be cleared and bit T2OE (T2MOD.1) must be set. Bit TR2 (T2CON.2) starts and stops the timer.

The clock-out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L), as shown in the following equation.

$$\text{Clock-Out Frequency} = \frac{\text{Oscillator Frequency}}{4 \times [65536 - (\text{RCAP2H}, \text{RCAP2L})]}$$

In the clock-out mode, Timer 2 roll-overs will not generate an interrupt. This behavior is similar to when Timer 2 is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and clock-out frequencies cannot be determined independently from one another since they both use RCAP2H and RCAP2L.

Interrupts

The AT89S52 has a total of six interrupt vectors: two external interrupts (INT0 and INT1), three timer interrupts (Timers 0, 1, and 2), and the serial port interrupt. These interrupts are all shown in Figure 10.

Each of these interrupt sources can be individually enabled or disabled by setting or clearing a bit in Special Function Register IE. IE also contains a global disable bit, EA, which disables all interrupts at once.

Note that Table 5 shows that bit position IE.6 is unimplemented. In the AT89S52, bit position IE.5 is also unimplemented. User software should not write 1s to these bit positions, since they may be used in future AT89 products.

Timer 2 interrupt is generated by the logical OR of bits TF2 and EXF2 in register T2CON. Neither of these flags is cleared by hardware when the service routine is vectored to. In fact, the service routine may have to determine whether it was TF2 or EXF2 that generated the interrupt, and that bit will have to be cleared in software.

The Timer 0 and Timer 1 flags, TF0 and TF1, are set at S5P2 of the cycle in which the timers overflow. The values are then polled by the circuitry in the next cycle. However, the Timer 2 flag, TF2, is set at S2P2 and is polled in the same cycle in which the timer overflows.


Table 5. Interrupt Enable (IE) Register

(MSB)								(LSB)
EA	-	ET2	ES	ET1	EX1	ET0	EX0	
Enable Bit = 1 enables the interrupt.								
Enable Bit = 0 disables the interrupt.								

Symbol	Position	Function
EA	IE.7	Disables all interrupts. If EA = 0, no interrupt is acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
-	IE.6	Reserved.
ET2	IE.5	Timer 2 interrupt enable bit.
ES	IE.4	Serial Port interrupt enable bit.
ET1	IE.3	Timer 1 interrupt enable bit.
EX1	IE.2	External interrupt 1 enable bit.
ET0	IE.1	Timer 0 interrupt enable bit.
EX0	IE.0	External interrupt 0 enable bit.

User software should never write 1s to unimplemented bits, because they may be used in future AT89 products.

Figure 10. Interrupt Sources



Oscillator Characteristics

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 11. Either a quartz crystal or ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven, as shown in Figure 12. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low time specifications must be observed.

Idle Mode

In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special functions registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or by a hardware reset.


Note that when idle mode is terminated by a hardware reset, the device normally resumes program execution from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a port pin when idle mode is terminated by a reset, the instruction following the one that invokes idle mode should not write to a port pin or to external memory.

Power-down Mode

In the Power-down mode, the oscillator is stopped, and the instruction that invokes Power-down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power-down mode is terminated. Exit from Power-down mode can be initiated either by a hardware reset or by an enabled external interrupt. Reset redefines the SFRs but does not change the on-chip RAM. The reset should not be activated before V_{CC} is restored to its normal operating level and must be held

active long enough to allow the oscillator to restart and stabilize.

Figure 11. Oscillator Connections



Note: C1, C2 = 30 pF ± 10 pF for Crystals
= 40 pF ± 10 pF for Ceramic Resonators

Figure 12. External Clock Drive Configuration




Table 6. Status of External Pins During Idle and Power-down Modes

Mode	Program Memory	ALE	$\overline{\text{PSEN}}$	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

Oscillator Characteristics

XTAL1 and XTAL2 are the input and output pins, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in Figure 11. Either a quartz crystal or ceramic resonator may be used for timing. For the 1-MHz operation, the XTAL1 and XTAL2 pins are shown internally connected to the on-chip inverter. The load capacitance for the crystal should be 10 to 20 pF. For the 11.0592-MHz operation, the XTAL1 and XTAL2 pins are shown internally connected to the on-chip inverter. The load capacitance for the crystal should be 5 to 10 pF.

Power-down Modes

The Power-down Mode is entered by a hardware reset or by a hardware reset of the oscillator. The oscillator is stopped and the internal RAM and ROM are not refreshed. The internal RAM is not refreshed and the internal ROM is not refreshed. The internal RAM is not refreshed and the internal ROM is not refreshed. The internal RAM is not refreshed and the internal ROM is not refreshed. The internal RAM is not refreshed and the internal ROM is not refreshed.

Power-down Mode

The Power-down Mode is entered by a hardware reset or by a hardware reset of the oscillator. The oscillator is stopped and the internal RAM and ROM are not refreshed. The internal RAM is not refreshed and the internal ROM is not refreshed. The internal RAM is not refreshed and the internal ROM is not refreshed. The internal RAM is not refreshed and the internal ROM is not refreshed.

Table 6: Status of External Pins During Power-down Modes

Mode	Program Memory	ALU	PSREN	PORT0	PORT1	PORT2	PORT3
Idle	Internal	1	1	Data	Data	Data	Data
Power-down	Internal	1	1	Data	Address	Data	Data
Power-down	External	1	1	Data	Data	Data	Data
Power-down	External	0	0	Data	Data	Data	Data
Power-down	External	0	0	Data	Data	Data	Data

Program Memory Lock Bits

The AT89S52 has three lock bits that can be left unprogrammed (U) or can be programmed (P) to obtain the additional features listed in the following table.

Table 7. Lock Bit Protection Modes

Program Lock Bits				Protection Type
	LB1	LB2	LB3	
1	U	U	U	No program lock features
2	P	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, \overline{EA} is sampled and latched on reset, and further programming of the Flash memory is disabled
3	P	P	U	Same as mode 2, but verify is also disabled
4	P	P	P	Same as mode 3, but external execution is also disabled

When lock bit 1 is programmed, the logic level at the \overline{EA} pin is sampled and latched during reset. If the device is powered up without a reset, the latch initializes to a random value and holds that value until reset is activated. The latched value of \overline{EA} must agree with the current logic level at that pin in order for the device to function properly.

Programming the Flash – Parallel Mode

The AT89S52 is shipped with the on-chip Flash memory array ready to be programmed. The programming interface needs a high-voltage (12-volt) program enable signal and is compatible with conventional third-party Flash or EPROM programmers.

The AT89S52 code memory array is programmed byte-by-byte.

Programming Algorithm: Before programming the AT89S52, the address, data, and control signals should be set up according to the Flash programming mode table and Figures 13 and 14. To program the AT89S52, take the following steps:

1. Input the desired memory location on the address lines.
2. Input the appropriate data byte on the data lines.
3. Activate the correct combination of control signals.
4. Raise \overline{EA}/V_{pp} to 12V.
5. Pulse ALE/\overline{PROG} once to program a byte in the Flash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than 50 μ s.

Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the object file is reached.

Data Polling: The AT89S52 features \overline{Data} Polling to indicate the end of a byte write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written data on P0.7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. \overline{Data} Polling may begin any time after a write cycle has been initiated.

Ready/Busy: The progress of byte programming can also be monitored by the RDY/\overline{BSY} output signal. P3.0 is pulled low after ALE goes high during programming to indicate \overline{BUSY} . P3.0 is pulled high again when programming is done to indicate READY.

Program Verify: If lock bits LB1 and LB2 have not been programmed, the programmed code data can be read back via the address and data lines for verification. The status of the individual lock bits can be verified directly by reading them back.

Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of locations 000H, 100H, and 200H, except that P3.6 and P3.7 must be pulled to a logic low. The values returned are as follows.

- (000H) = 1EH indicates manufactured by Atmel
- (100H) = 52H indicates 89S52
- (200H) = 06H

Chip Erase: In the parallel programming mode, a chip erase operation is initiated by using the proper combination of control signals and by pulsing ALE/\overline{PROG} low for a duration of 200 ns - 500 ns.

In the serial programming mode, a chip erase operation is initiated by issuing the Chip Erase instruction. In this mode, chip erase is self-timed and takes about 500 ms.

During chip erase, a serial read from any address location will return 00H at the data output.

Programming the Flash – Serial Mode

The Code memory array can be programmed using the serial ISP interface while RST is pulled to V_{cc} . The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RST is set high, the Programming Enable instruction needs to be executed first before other operations can be executed. Before a reprogramming sequence can occur, a Chip Erase operation is required.

The Chip Erase operation turns the content of every memory location in the Code array into FFH.

Either an external system clock can be supplied at pin XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK)

Program Memory Lock Bits

The AT89C52 has three lock bits that can be left unprogrammed (U) or programmed (P) to lock the memory. The lock bits are listed in the following table.

Table 7. Lock Bit Protection Modes

Program Lock Bits	LS1	LS2	LS3	Protection Type
1	U	U	U	Full program lock (write)
2	P	U	U	MOVX instruction executed from external program memory are disabled from reprogramming code by the user. Internal memory is sampled and the lock bits are set and further programming of the Flash memory is disabled.
3	P	P	U	Same as modes 2, but also disables the external memory.
4	P	P	P	Same as mode 3, but also disables the external memory.

When lock bit 1 is programmed, the logic level of the EA pin is sampled and latched during reset. If the device is programmed up without a reset, the latch initializes to a random value and reads that value until reset is activated. The latched value of EA must agree with the current logic level at that pin in order for the device to function properly.

Programming the Flash - Parallel Mode

The AT89C52 is shipped with the on-chip Flash memory array ready to be programmed. The programming interface needs a high-voltage (+5V) program enable signal and is compatible with conventional tri-state Flash EPROM programmers.

The AT89C52 code memory array is programmed by the following steps:

Programming Algorithm: Before programming the AT89C52, the address, data, and control signals should be set up according to the flash programming mode table and Figures 13 and 14. To program the AT89C52, take the following steps:

1. Input the desired memory location on the address lines.
2. Input the appropriate data byte on the data bus.
3. Activate the control combination of control signals.
4. Raise EA_{pin} to 12V.
5. Pulse ALP_{EN} once to program a byte. The Flash array or the lock bits. The byte-write cycle is self-timed and typically takes no more than 50 ns.

Repeat steps 1 through 5, changing the address and data for the entire array or until the end of the operation has been reached.

Data Polling: The AT89C52 features Data Polling to help locate the end of a write cycle. During a write cycle, an attempt is made to read the data back. If the data is not the same as the data that was written, the data is not valid. Once the data is valid, the data is considered good. Data Polling may be used to verify the next data to be written. Data Polling may be used to verify a write cycle has been initiated.

Ready/Busy: The progress of the programming operation is monitored by the RDY_{BY} output signal. RDY_{BY} is pulled low when the ALP_{EN} signal is active. RDY_{BY} is pulled high again when programming is done to indicate READY.

Program Verify: Lock bits LS1 and LS2 have not been programmed, the programmed code data can be read back via the address, and data lines for verification. The status of the individual lock bits can be verified directly by reading their data.

Reading the Signature Bytes: The signature bytes are read by the same procedure as a normal verification of location 000H, 100H, and 200H except that RDY_{BY} must be pulled to a logic low. The values returned are as follows:

000H = 1234 indicates manufactured by Atmel
 100H = 555H indicates 89C52
 200H = 00H

Chip Erase: In the parallel programming mode, a single erase operation is initiated by using the proper combination of control signals and by pulling ALP_{EN} low for a duration of 200 ns.

In the serial programming mode, a chip erase operation is initiated by using the Chip Erase instruction in the mode. Chip erase is self-timed and takes about 500 ms.

During the erase, a serial read may indicate location will return 00H to the data output.

Programming the Flash - Serial Mode

The Code Memory array can be programmed using the serial ISP interface while it is in the V_{CC} mode. The serial ISP interface can be used for the AT89C52 (40K) and AT89C52 (80K) (40K) to allow the programming of the device. Instructions need to be executed before other operations can be executed. Before a reprogramming sequence can occur, Chip Erase operation is required.

The Chip Erase operation is the center of every programming operation in the code array into FLASH.

Either an external system clock can be supplied to the XTAL1 or a crystal needs to be connected across pins XTAL1 and XTAL2. The maximum serial clock (SCK)

frequency should be less than 1/16 of the crystal frequency. With a 33 MHz oscillator clock, the maximum SCK frequency is 2 MHz.

Serial Programming Algorithm

To program and verify the AT89S52 in the serial programming mode, the following sequence is recommended:

1. Power-up sequence:
Apply power between VCC and GND pins.
Set RST pin to "H".
If a crystal is not connected across pins XTAL1 and XTAL2, apply a 3 MHz to 33 MHz clock to XTAL1 pin and wait for at least 10 milliseconds.
2. Enable serial programming by sending the Programming Enable serial instruction to pin MOSI/P1.5. The frequency of the shift clock supplied at pin SCK/P1.7 needs to be less than the CPU clock at XTAL1 divided by 16.
3. The Code array is programmed one byte at a time by supplying the address and data together with the

appropriate Write instruction. The write cycle is self-timed and typically takes less than 1 ms at 5V.

4. Any memory location can be verified by using the Read instruction which returns the content at the selected address at serial output MISO/P1.6.
5. At the end of a programming session, RST can be set low to commence normal device operation.

Power-off sequence (if needed):

Set XTAL1 to "L" (if a crystal is not used).

Set RST to "L".

Turn V_{CC} power off.

Data Polling: The Data Polling feature is also available in the serial mode. In this mode, during a write cycle an attempted read of the last byte written will result in the complement of the MSB of the serial output byte on MISO.

Serial Programming Instruction Set

The Instruction Set for Serial Programming follows a 4-byte protocol and is shown in Table 10.



in operation. While in operation, the device will be self-

timed and typically takes less than 1 ms to write to RAM.

Any memory location that is not currently being used by the

device is in a high-impedance state. The control of the selected address at serial output (MISO) can be

At the end of a programming session, RST can be used to

Power is not required if needed.

Set XTAL1 and XTAL2 if crystals are used.

Set RST pin to "H".

Power up the device.

After power up, the device will be in a high-impedance state. The

device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.


The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a

high-impedance state. The device will be in a high-impedance state.

The device will be in a high-impedance state. The device will be in a



Programming Interface – Parallel Mode

Every code byte in the Flash array can be programmed by using the appropriate combination of control signals. The write operation cycle is self-timed and once initiated, will automatically time itself to completion.

All major programming vendors offer worldwide support for the Atmel microcontroller series. Please contact your local programming vendor for the appropriate software revision.

Table 8. Flash Programming Modes

Mode	V _{cc}	RST	PSEN	ALE/ PROG	EA/ V _{pp}	P2.6	P2.7	P3.3	P3.6	P3.7	P0.7-0 Data	P2.4-0	P1.7-0
												Address	
Write Code Data	5V	H	L		12V	L	H	H	H	H	D _{IN}	A12-8	A7-0
Read Code Data	5V	H	L	H	H	L	L	L	H	H	D _{OUT}	A12-8	A7-0
Write Lock Bit 1	5V	H	L		12V	H	H	H	H	H	X	X	X
Write Lock Bit 2	5V	H	L		12V	H	H	H	L	L	X	X	X
Write Lock Bit 3	5V	H	L		12V	H	L	H	H	L	X	X	X
Read Lock Bits 1, 2, 3	5V	H	L	H	H	H	H	L	H	L	P0.2, P0.3, P0.4	X	X
Chip Erase	5V	H	L		12V	H	L	H	L	L	X	X	X
Read Atmel ID	5V	H	L	H	H	L	L	L	L	L	1EH	X 0000	00H
Read Device ID	5V	H	L	H	H	L	L	L	L	L	52H	X 0001	00H
Read Device ID	5V	H	L	H	H	L	L	L	L	L	06H	X 0010	00H

- Notes:
1. Each **PROG** pulse is 200 ns - 500 ns for Chip Erase.
 2. Each **PROG** pulse is 200 ns - 500 ns for Write Code Data.
 3. Each **PROG** pulse is 200 ns - 500 ns for Write Lock Bits.
 4. **RDY/BSY** signal is output on P3.0 during programming.
 5. X = don't care.

Figure 13. Programming the Flash Memory (Parallel Mode)





Figure 14. Verifying the Flash Memory (Parallel Mode)




Flash Programming and Verification Characteristics (Parallel Mode)

$T_A = 20^\circ\text{C}$ to 30°C , $V_{CC} = 4.5$ to 5.5V

Symbol	Parameter	Min	Max	Units
V_{PP}	Programming Supply Voltage	11.5	12.5	V
I_{PP}	Programming Supply Current		10	mA
I_{CC}	V_{CC} Supply Current		30	mA
$1/t_{CLCL}$	Oscillator Frequency	3	33	MHz
t_{AVGL}	Address Setup to $\overline{\text{PROG}}$ Low	$48t_{CLCL}$		
t_{GHAX}	Address Hold After $\overline{\text{PROG}}$	$48t_{CLCL}$		
t_{DVGL}	Data Setup to $\overline{\text{PROG}}$ Low	$48t_{CLCL}$		
t_{GHDX}	Data Hold After $\overline{\text{PROG}}$	$48t_{CLCL}$		
t_{EHS}	P2.7 ($\overline{\text{ENABLE}}$) High to V_{PP}	$48t_{CLCL}$		
t_{SHGL}	V_{PP} Setup to $\overline{\text{PROG}}$ Low	10		μs
t_{GHSL}	V_{PP} Hold After $\overline{\text{PROG}}$	10		μs
t_{GLGH}	$\overline{\text{PROG}}$ Width	0.2	1	μs
t_{AVQV}	Address to Data Valid		$48t_{CLCL}$	
t_{ELQV}	$\overline{\text{ENABLE}}$ Low to Data Valid		$48t_{CLCL}$	
t_{EHQZ}	Data Float After $\overline{\text{ENABLE}}$	0	$48t_{CLCL}$	
t_{GHBL}	$\overline{\text{PROG}}$ High to BUSY Low		1.0	μs
t_{WC}	Byte Write Cycle Time		50	μs

Figure 15. Flash Programming and Verification Waveforms – Parallel Mode



Flash Programming and Verification Characteristics (Parallel Mode)

T_A = 20°C to 30°C, V_{CC} = 4.5 to 5.5V

Symbol	Parameter	Min	Max	Units
V _{PP}	Programming Supply Voltage	11.0	12.5	V
I _{PP}	Programming Supply Current		10	mA
I _{CC}	V _{CC} Supply Current		30	mA
t _{PROG}	On-Chip Erase/Program		10	ms
t _{PROG}	Address Setup to PROG Low	100 ns		
t _{PROG}	Address Hold After PROG	100 ns		
t _{PROG}	Data Setup to PROG Low	100 ns		
t _{PROG}	Data Hold After PROG	100 ns		
t _{PROG}	PROG (ENABLE) High to V _{CC}	100 ns		
t _{PROG}	V _{CC} Setup to PROG Low	100 ns		
t _{PROG}	V _{CC} Hold After PROG	100 ns		
t _{PROG}	PROG Width		10	ms
t _{PROG}	Address to Data Setup	100 ns		
t _{PROG}	ENABLE Low to Data Setup	100 ns		
t _{PROG}	Data Hold After ENABLE	100 ns		
t _{PROG}	PROG High to Busy Low	100 ns		
t _{PROG}	Write Cycle Time		30	ms

Figure 15. Flash Programming and Verification Characteristics (Parallel Mode)








Figure 16. Flash Memory Serial Downloading



Flash Programming and Verification Waveforms – Serial Mode

Figure 17. Serial Programming Waveforms





Flash Programming and Verification Waveforms – Serial Mode

Figure 17. Serial Programming Waveforms



Table 9. Serial Programming Instruction Set

Instruction	Instruction Format				Operation
	Byte 1	Byte 2	Byte 3	Byte 4	
Programming Enable	1010 1100	0101 0011	xxxx xxxx	xxxx xxxx 0110 1001 (Output)	Enable Serial Programming while RST is high
Chip Erase	1010 1100	100x xxxx	xxxx xxxx	xxxx xxxx	Chip Erase Flash memory array
Read Program Memory (Byte Mode)	0010 0000	xxx A12 A11 A10 A9 A8	A7 A6 A5 A4 A3 A2 A1 A0	D7 D6 D5 D4 D3 D2 D1 D0	Read data from Program memory in the byte mode
Write Program Memory (Byte Mode)	0100 0000	xxx A12 A11 A10 A9 A8	A7 A6 A5 A4 A3 A2 A1 A0	D7 D6 D5 D4 D3 D2 D1 D0	Write data to Program memory in the byte mode
Write Lock Bits ⁽²⁾	1010 1100	1110 00 B1 B2	xxxx xxxx	xxxx xxxx	Write Lock bits. See Note (2).
Read Lock Bits	0010 0100	xxxx xxxx	xxxx xxxx	xx LB3 LB2 xx	Read back current status of the lock bits (a programmed lock bit reads back as a '1')
Read Signature Bytes ⁽¹⁾	0010 1000	xxx A5 A4 A3 A2 A1 A0	xxx xxxx	Signature Byte	Read Signature Byte
Read Program Memory (Page Mode)	0011 0000	xxx A12 A11 A10 A9 A8	Byte 0	Byte 1... Byte 255	Read data from Program memory in the Page Mode (256 bytes)
Write Program Memory (Page Mode)	0101 0000	xxx A12 A11 A10 A9 A8	Byte 0	Byte 1... Byte 255	Write data to Program memory in the Page Mode (256 bytes)

Notes: 1. The signature bytes are not readable in Lock Bit Modes 3 and 4.

2. B1 = 0, B2 = 0 → Mode 1, no lock protection
 B1 = 0, B2 = 1 → Mode 2, lock bit 1 activated
 B1 = 1, B2 = 0 → Mode 3, lock bit 2 activated
 B1 = 1, B2 = 1 → Mode 4, lock bit 3 activated

Each of the lock bits needs to be activated sequentially before Mode 4 can be executed.

After Reset signal is high, SCK should be low for at least 64 system clocks before it goes high to clock in the enable data bytes. No pulsing of Reset signal is necessary. SCK should be no faster than 1/16 of the system clock at XTAL1.

For Page Read/Write, the data always starts from byte 0 to 255. After the command byte and upper address byte are latched, each byte thereafter is treated as data until all 256 bytes are shifted in/out. Then the next instruction will be ready to be decoded.



Serial Programming Characteristics

Figure 18. Serial Programming Timing




Table 10. Serial Programming Characteristics, $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 4.0 - 5.5\text{V}$ (Unless otherwise noted)

Symbol	Parameter	Min	Typ	Max	Units
$1/t_{CLCL}$	Oscillator Frequency	0		33	MHz
t_{CLCL}	Oscillator Period	30			ns
t_{SHSL}	SCK Pulse Width High	$2 t_{CLCL}$			ns
t_{SLSH}	SCK Pulse Width Low	$2 t_{CLCL}$			ns
t_{OVSH}	MOSI Setup to SCK High	t_{CLCL}			ns
t_{SHOX}	MOSI Hold after SCK High	$2 t_{CLCL}$			ns
t_{SLIV}	SCK Low to MISO Valid	10	16	32	ns
t_{ERASE}	Chip Erase Instruction Cycle Time			500	ms
t_{SWC}	Serial Byte Write Cycle Time			$64 t_{CLCL} + 400$	μs

Absolute Maximum Ratings*

Operating Temperature.....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground.....	-1.0V to +7.0V
Maximum Operating Voltage.....	6.6V
DC Output Current.....	15.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

The values shown in this table are valid for $T_A = -40^\circ\text{C}$ to 85°C and $V_{CC} = 4.0\text{V}$ to 5.5V , unless otherwise noted.

Symbol	Parameter	Condition	Min	Max	Units
V_{IL}	Input Low Voltage	(Except \overline{EA})	-0.5	$0.2 V_{CC} - 0.1$	V
V_{IL1}	Input Low Voltage (\overline{EA})		-0.5	$0.2 V_{CC} - 0.3$	V
V_{IH}	Input High Voltage	(Except XTAL1, RST)	$0.2 V_{CC} + 0.9$	$V_{CC} + 0.5$	V
V_{IH1}	Input High Voltage	(XTAL1, RST)	$0.7 V_{CC}$	$V_{CC} + 0.5$	V
V_{OL}	Output Low Voltage ⁽¹⁾ (Ports 1,2,3)	$I_{OL} = 1.6 \text{ mA}$		0.45	V
V_{OL1}	Output Low Voltage ⁽¹⁾ (Port 0, ALE, \overline{PSEN})	$I_{OL} = 3.2 \text{ mA}$		0.45	V
V_{OH}	Output High Voltage (Ports 1,2,3, ALE, \overline{PSEN})	$I_{OH} = -60 \mu\text{A}$, $V_{CC} = 5\text{V} \pm 10\%$	2.4		V
		$I_{OH} = -25 \mu\text{A}$	$0.75 V_{CC}$		V
		$I_{OH} = -10 \mu\text{A}$	$0.9 V_{CC}$		V
V_{OH1}	Output High Voltage (Port 0 in External Bus Mode)	$I_{OH} = -800 \mu\text{A}$, $V_{CC} = 5\text{V} \pm 10\%$	2.4		V
		$I_{OH} = -300 \mu\text{A}$	$0.75 V_{CC}$		V
		$I_{OH} = -80 \mu\text{A}$	$0.9 V_{CC}$		V
I_{IL}	Logical 0 Input Current (Ports 1,2,3)	$V_{IN} = 0.45\text{V}$		-50	μA
I_{TL}	Logical 1 to 0 Transition Current (Ports 1,2,3)	$V_{IN} = 2\text{V}$, $V_{CC} = 5\text{V} \pm 10\%$		-650	μA
I_{LI}	Input Leakage Current (Port 0, \overline{EA})	$0.45 < V_{IN} < V_{CC}$		± 10	μA
RRST	Reset Pulldown Resistor		10	30	K Ω
C_{IO}	Pin Capacitance	Test Freq. = 1 MHz, $T_A = 25^\circ\text{C}$		10	pF
I_{CC}	Power Supply Current	Active Mode, 12 MHz		25	mA
		Idle Mode, 12 MHz		6.5	mA
	Power-down Mode ⁽¹⁾	$V_{CC} = 5.5\text{V}$		50	μA

Notes: 1. Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows:

Maximum I_{OL} per port pin: 10 mA

Maximum I_{OL} per 8-bit port:

Port 0: 26 mA Ports 1, 2, 3: 15 mA

Maximum total I_{OL} for all output pins: 71 mA

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test conditions.

2. Minimum V_{CC} for Power-down is 2V.




AC Characteristics

Under operating conditions, load capacitance for Port 0, ALE/ $\overline{\text{PROG}}$, and $\overline{\text{PSEN}}$ = 100 pF; load capacitance for all other outputs = 80 pF.


External Program and Data Memory Characteristics

Symbol	Parameter	12 MHz Oscillator		Variable Oscillator		Units
		Min	Max	Min	Max	
$1/t_{\text{CLCL}}$	Oscillator Frequency			0	33	MHz
t_{HLL}	ALE Pulse Width	127		$2t_{\text{CLCL}}-40$		ns
t_{AVLL}	Address Valid to ALE Low	43		$t_{\text{CLCL}}-25$		ns
t_{LLAX}	Address Hold After ALE Low	48		$t_{\text{CLCL}}-25$		ns
t_{LLIV}	ALE Low to Valid Instruction In		233		$4t_{\text{CLCL}}-65$	ns
t_{LLPL}	ALE Low to $\overline{\text{PSEN}}$ Low	43		$t_{\text{CLCL}}-25$		ns
t_{PLPH}	$\overline{\text{PSEN}}$ Pulse Width	205		$3t_{\text{CLCL}}-45$		ns
t_{PLIV}	$\overline{\text{PSEN}}$ Low to Valid Instruction In		145		$3t_{\text{CLCL}}-60$	ns
t_{PXIX}	Input Instruction Hold After $\overline{\text{PSEN}}$	0		0		ns
t_{PXIZ}	Input Instruction Float After $\overline{\text{PSEN}}$		59		$t_{\text{CLCL}}-25$	ns
t_{PXAV}	$\overline{\text{PSEN}}$ to Address Valid	75		$t_{\text{CLCL}}-8$		ns
t_{AVIV}	Address to Valid Instruction In		312		$5t_{\text{CLCL}}-80$	ns
t_{PLAZ}	$\overline{\text{PSEN}}$ Low to Address Float		10		10	ns
t_{RLRH}	$\overline{\text{RD}}$ Pulse Width	400		$6t_{\text{CLCL}}-100$		ns
t_{WLWH}	$\overline{\text{WR}}$ Pulse Width	400		$6t_{\text{CLCL}}-100$		ns
t_{RLDV}	$\overline{\text{RD}}$ Low to Valid Data In		252		$5t_{\text{CLCL}}-90$	ns
t_{RHDX}	Data Hold After $\overline{\text{RD}}$	0		0		ns
t_{RHDX}	Data Float After $\overline{\text{RD}}$		97		$2t_{\text{CLCL}}-28$	ns
t_{LLDV}	ALE Low to Valid Data In		517		$8t_{\text{CLCL}}-150$	ns
t_{AVDV}	Address to Valid Data In		585		$9t_{\text{CLCL}}-165$	ns
t_{LLWL}	ALE Low to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	200	300	$3t_{\text{CLCL}}-50$	$3t_{\text{CLCL}}+50$	ns
t_{AVWL}	Address to $\overline{\text{RD}}$ or $\overline{\text{WR}}$ Low	203		$4t_{\text{CLCL}}-75$		ns
t_{QVWX}	Data Valid to $\overline{\text{WR}}$ Transition	23		$t_{\text{CLCL}}-30$		ns
t_{QVWH}	Data Valid to $\overline{\text{WR}}$ High	433		$7t_{\text{CLCL}}-130$		ns
t_{WHQX}	Data Hold After $\overline{\text{WR}}$	33		$t_{\text{CLCL}}-25$		ns
t_{RLAZ}	$\overline{\text{RD}}$ Low to Address Float		0		0	ns
t_{WHLH}	$\overline{\text{RD}}$ or $\overline{\text{WR}}$ High to ALE High	43	123	$t_{\text{CLCL}}-25$	$t_{\text{CLCL}}+25$	ns

External Program Memory Read Cycle




External Data Memory Read Cycle




External Program Memory Read Cycle




External Data Memory Read Cycle



External Data Memory Write Cycle



External Clock Drive Waveforms



External Clock Drive


Symbol	Parameter	Min	Max	Units
$1/t_{CLCL}$	Oscillator Frequency	0	33	MHz
t_{CLCL}	Clock Period	30		ns
t_{CHCX}	High Time	12		ns
t_{CLCX}	Low Time	12		ns
t_{CLCH}	Rise Time		5	ns
t_{CHCL}	Fall Time		5	ns

Serial Port Timing: Shift Register Mode Test Conditions


The values in this table are valid for $V_{CC} = 4.0V$ to $5.5V$ and Load Capacitance = 80 pF .

Symbol	Parameter	12 MHz Osc		Variable Oscillator		Units
		Min	Max	Min	Max	
t_{XLXL}	Serial Port Clock Cycle Time	1.0		$12t_{CLCL}$		μs
t_{QVXH}	Output Data Setup to Clock Rising Edge	700		$10t_{CLCL}-133$		ns
t_{XHGX}	Output Data Hold After Clock Rising Edge	50		$2t_{CLCL}-80$		ns
t_{XHDX}	Input Data Hold After Clock Rising Edge	0		0		ns
t_{XHDV}	Clock Rising Edge to Input Data Valid		700		$10t_{CLCL}-133$	ns

Shift Register Mode Timing Waveforms



AC Testing Input/Output Waveforms⁽¹⁾



Note: 1. AC Inputs during testing are driven at $V_{CC} - 0.5V$ for a logic 1 and $0.45V$ for a logic 0. Timing measurements are made at V_{IH} min. for a logic 1 and V_{IL} max. for a logic 0.

Float Waveforms⁽¹⁾



Note: 1. For timing purposes, a port pin is no longer floating when a 100 mV change from load voltage occurs. A port pin begins to float when a 100 mV change from the loaded V_{OH}/V_{OL} level occurs.

Serial Port Timing: Shift Register Mode Test Conditions

The values in this table are valid for V_{DD} = 1.8V and load capacitance = 50 pF.


Symbol	Parameter	Min	Max	Unit
t ₁	Serial Port Clock Cycle Time	10		ns
t ₂	Output Data Hold After Clock Rising Edge	100	150	ns
t ₃	Output Data Hold After Clock Falling Edge	30		ns
t ₄	Input Data Hold After Clock Rising Edge	0		ns
t ₅	Input Data Hold After Clock Falling Edge	0		ns

Shift Register Mode Timing Waveforms




Figure 10. Shift Register Mode Timing Waveform

Figure 11. Shift Register Mode Timing Waveform



The values in this table are valid for V_{DD} = 1.8V and load capacitance = 50 pF.

The values in this table are valid for V_{DD} = 1.8V and load capacitance = 50 pF.





Ordering Information

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
24	4.0V to 5.5V	AT89S52-24AC	44A	Commercial (0°C to 70°C)
		AT89S52-24JC	44J	
		AT89S52-24PC	40P6	
		AT89S52-24AI	44A	Industrial (-40°C to 85°C)
		AT89S52-24JI	44J	
		AT89S52-24PI	40P6	
33	4.5V to 5.5V	AT89S52-33AC	44A	Commercial (0°C to 70°C)
		AT89S52-33JC	44J	
		AT89S52-33PC	40P6	

= Preliminary Availability

Package Type	
44A	44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)

Ordering Information

Operation Range	Package	Ordering Code	Power Supply	Speed (RPM)
General Purpose (G.P.)	41A	AT8883-241A	40V to 80V	24
	41B	AT8883-241B		
	41C	AT8883-241C		
Industrial (I.P.)	41A	AT8883-241A		
	41B	AT8883-241B		
	41C	AT8883-241C		
High Speed (H.S.)	41A	AT8883-241A	40V to 80V	40
	41B	AT8883-241B		
	41C	AT8883-241C		

Availability subject to change without notice.


Package Type	Ordering Code	Description
41A	AT8883-241A	44-lead, Thin Plastic Quad Flat Pack (TQFP)
41B	AT8883-241B	44-lead Plastic Quad Flat Pack (PQFP)
4098	AT8883-241C	40-pin, 0.0007 Wide Pitch, Ball Grid Array Package (BGA)

AT8883TA

Packaging Information

44A, 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP)


Dimensions in Millimeters and (Inches)*



*Controlling dimension: millimeters

44J, 44-lead, Plastic J-leaded Chip Carrier (PLCC)


Dimensions in Inches and (Millimeters)



40P6, 40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)

Dimensions in Inches and (Millimeters)

JEDEC STANDARD MS-011 AC



Packaging Information

AAA, 44-lead, Thin (1.0 mm) Plastic Gull Wing Quad
Epo Package (TOFP)
Dimensions in Millimeters and (Inches)



Controlling dimension: millimeters

44P8, 44-pin, 0.80" wide Plastic Dual In-line
Package (PDIP)
Dimensions in Inches and (Millimeters)
EPOC STANDARD MS-01-60



AAA, 44-lead, Plastic Junction Chip Carrier (PLCC)
Dimensions in Inches and (Millimeters)



AT8882



Atmel Headquarters

Corporate Headquarters
2325 Orchard Parkway
San Jose, CA 95131
TEL (408) 441-0311
FAX (408) 487-2600

Europe

Atmel SarL
Route des Arsenaux 41
Casa Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500

Asia

Atmel Asia, Ltd.
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369

Japan

Atmel Japan K.K.
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

Atmel Product Operations

Atmel Colorado Springs
1150 E. Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL (719) 576-3300
FAX (719) 540-1759

Atmel Grenoble

Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
TEL (33) 4-7658-3000
FAX (33) 4-7658-3480

Atmel Heilbronn

Theresienstrasse 2
POB 3535
D-74025 Heilbronn, Germany
TEL (49) 71 31 67 25 94
FAX (49) 71 31 67 24 23

Atmel Nantes

La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 0 2 40 18 18 18
FAX (33) 0 2 40 18 19 60

Atmel Rousset

Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-4253-6000
FAX (33) 4-4253-6001

Atmel Smart Card ICs

Scottish Enterprise Technology Park
East Kilbride, Scotland G75 0QR
TEL (44) 1355-357-000
FAX (44) 1355-242-743

Fax-on-Demand

North America:
1-(800) 292-8635
International:
1-(408) 441-0732

e-mail

literature@atmel.com

Web Site

<http://www.atmel.com>

BBS

1-(408) 436-4309

© Atmel Corporation 2001.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® is the registered trademark of Atmel.

MCS-51® is the registered trademark of Intel Corporation. Terms and product names in this document may be trademarks of others.



Printed on recycled paper.


Rev.1919A-07/01/xM

ID - 2, ID - 12, ID - 20

(INCLUDING ID-0, ID-10, ID-15)

Reader Specification

Low Cost – Short Range
RFID Compact Reader Modules



Advanced Reader Development

Advanced Digital Reader Technology

Manual Rev 0.2

PRODUCT DESCRIPTION

The ID-2, ID-12 and ID-20 are hybrid RFID reader modules that provide simple, consistent and flexible implementation of this technology into existing swipe card based ID equipment.

With the simple addition of an antenna and a capacitor to suit your specific design and needs, equipment such as access control units, time and attendance equipment or workstation logging equipment can be converted to the popular wireless ID designs.

The ID-2, ID-12 and ID-20 are readers for the popular EM4001 format 125KHz tags. Read

ranges of 1-15 cm are possible with ISO cards (25cm with a well tuned matched antenna on the ID-2). With CMOS/TTL **Serial**, **Wiegand26** and **NEW** with this series, **Magnetic ABA Track 2** format, swipe cards can be emulated. Furthermore, the readers are encapsulated for environmental protection and potential damage or changes during manufacture or handling.

The ID-2 requires an external antenna, ideal for custom cased installations. The ID-12 & ID-20 has an internal antenna, allowing fast integration, particularly when space is a premium.

ANTENNA DESIGN

Maximum coil sizes:-

ISO Card	-	15cm x 15cm for ISO Card
Glass Tag	-	10cm x 10cm for Glass Tag

ANTENNA DESIGN PRINCIPLES

- Generally the bigger the antenna the better, as long as there is enough field strength to excite the tag.
- It is possible to calculate the optimum size of an antenna, but there is always an element of try it and see.

Elements affecting reading range.

- In areas of interference reduction in reading range is unavoidable.
- Reducing the coil size will provide more concentrated field strength and coupling.

Choice Of Tuning Capacitor

Quality of capacitor can significantly affect the quality of your system. For quality and reliability we recommend the following capacitor types:-


- Polypropylene
- COG/NPO
- Polyethylene Sulfide
- Mica
- Polycarbonate

Capacitors rated voltage (MUST cope with RMS voltage at 125kHz). It is recommend starting with 630v 1n5 Polypropylene. After experimentation, the voltage and capacitor type can come down to measured values. **Do not go by DC voltage rating.** The tolerance should be 2% preferred, 5% acceptable.

ANTENNA DESIGN STEPS


1. If antenna design is governed by enclosure size and is less than 4cmx4cm, wind the coil to 640uH and skip steps 2-4.
2. If target transducer is small, do not wind the coil more than 10cmx10cm
3. In heavy interference, start with a large coil and reduce the size to see if there is significant improvement.
4. If there is a large mass of metal in proximity, the inductance will be changed, usually reducing the original value. Start with a higher inductance. Using a smaller coil may help, by increasing the field strength and coupling.
5. The ID-2 has a maximum current allowed of 200mA. Corresponding to 100v Pk to Pk. If the antenna voltage is higher, the designer can risk it or lower the Q by adding a series resistor in the coil.

EXAMPLE CIRCUITS



Component List	
R1 =	100R
R2 =	1K
R3 =	1K
C1 =	100uF 16v
C2 =	100uF 16v
C3 =	1nF COG 100v *
Beeper =	2.7kHz 100R
D1 =	1N4001
D2 =	Green LED
U1 =	LM 7805
Q1 =	UTC8050 (NPN)
L1 =	640uH

* Please NOTE the ID2 has an internal tuning capacitor of 1.5nF and this makes the total tuning capacity = 2.5nF




Component List	
D2 =	Green LED
R1 =	1K

Setting +/- - Sets output
+5v - Wiegand, or
Gnd - TTL Serial, or
Pin 10 - Mag ABA Track 2


PIN LAYOUTS AND SPACING

Please note, the pin layouts and spacing are the same for the modules, the casing sizes differ to allow for internal antennas where applicable.




SPECIFICATIONS ID-2, ID-12, ID-20

Low Cost Short-Range Proximity Readers



The ID Series short-range readers come in three different sizes and read ranges. The ID-12 and ID-20 come with internal antennas, and have read ranges of 12+ cm and 16+ cm, respectively. With an external antenna, the ID-2 can deliver read ranges of up to 25 cm. All three readers support ASCII, Wiegand26 and Magnetic ABA Track2 data formats.



Operational and Physical Characteristics


Parameters	ID-2	ID-12	ID-20
Read Range	N/A (no internal antenna)	12+ cm	15+ cm
Dimensions	21 mm x 19 mm x 6 mm	26 mm x 25 mm x 7 mm	40 mm x 40 mm x 9 mm
Frequency	125 kHz	125 kHz	125 kHz
Card Format	EM 4001 or compatible	EM 4001 or compatible	EM 4001 or compatible
Encoding	Manchester 64-bit, modulus 64	Manchester 64-bit, modulus 64	Manchester 64-bit, modulus 64
Power Requirement	5 VDC @ 13mA nominal	5 VDC @ 30mA nominal	5 VDC @ 55mA nominal
I/O Output Current	+/-200mA PK	-	-
Voltage Supply Range	+4.6V through +5.4V	+4.6V through +5.4V	+4.6V through +5.4V

Pin Description & Output Data Formats


Pin No.	Description	ASCII	Magnet Emulation	Wiegand26
Pin 1	Zero Volts and Tuning Capacitor Ground	GND 0V	GND 0V	GND 0V
Pin 2	Strap to +5V	Reset Bar	Reset Bar	Reset Bar
Pin 3	To External Antenna and Tuning Capacitor	Antenna	Antenna	Antenna
Pin 4	To External Antenna	Antenna	Antenna	Antenna
Pin 5	Card Present	No function	Card Present	No function
Pin 6	Future	Future	Future	Future
Pin 7	Format Selector (+/-)	Strap to GND	Strap to Pin 10	Strap to +5V
Pin 8	Data 1	CMOS	Data	One Output
Pin 9	Data 0	TTL Data (inverted)	Clock	Zero Output
Pin 10	2.7 kHz Logic	Beeper / LED	Beeper / LED	Beeper / LED
Pin 11	DC Voltage Supply	+5V	+5V	+5V

SPECIFICATIONS ID-0, ID-10, ID-15 (NOT FOR NEW DESIGNS)

Low Cost Short-Range Proximity Readers



The ID Series short-range readers come in three different sizes and read ranges. Both the ID-10 and ID-15 come with internal antennas, and have read ranges of 12+ cm and 16+ cm, respectively. With an external antenna, the ID-0 Mk(ii) can deliver read ranges of up to 25 cm. All three readers support ASCII and Wiegand26 data formats.




Operational and Physical Characteristics

Parameters	ID-0	ID-10	ID-15
Read Range	N/A (no internal antenna)	12+ cm	15+ cm
Dimensions	21 mm x 19 mm x 6 mm	26 mm x 25 mm x 7 mm	40 mm x 40 mm x 9 mm
Frequency	125 kHz	125 kHz	125 kHz
Card Format	EM 4001 or compatible	EM 4001 or compatible	EM 4001 or compatible
Encoding	Manchester 64-bit, modulus 64	Manchester 64-bit, modulus 64	Manchester 64-bit, modulus 64
Power Requirement	5 VDC @ 13mA nominal	5 VDC @ 30mA nominal	5 VDC @ 50mA nominal
I/O Output Current	+/-200mA PK	-	-
Voltage Supply Range	+4.6V through +5.4V	+4.6V through +5.4V	+4.6V through +5.4V

Pin Description & Output Data Formats

Pin No.	Description	ASCII	Wiegand26
Pin 1	Zero Volts and Tuning Capacitor Ground	GND 0V	GND 0V
Pin 2	Strap to +5V	Reset Bar	Reset Bar
Pin 3	To External Antenna and Tuning Capacitor	Antenna	Antenna
Pin 4	To External Antenna	Antenna	Antenna
Pin 5	Format Selector (+/-)	Strap to GND	Strap to +5V
Pin 6	Data 1	CMOS	One Output
Pin 7	Data 0	TTL Data (inverted)	Zero Output
Pin 8	2.7 kHz Logic	Beeper / LED	Beeper / LED
Pin 9	DC Voltage Supply	+5V	+5V

EXAMPLE CIRCUITS



DATA FORMATS

Output Data Structure – ASCII (TTL Level RS2323)

STX (02h)	DATA (10 ASCII)	CHECKSUM	CR	LF	ETX (03h)
-----------	-----------------	----------	----	----	-----------

The checksum is the result of the XOR of the 5 binary Data bytes (the 10 ASCII data characters)

Output Data Structure – Wiegand26

1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	
P	E	E	E	E	E	E	E	E	E	E	E	E	O	O	O	O	O	O	O	O	O	O	O	O	O	P
Even parity (E)													Odd parity (O)													

P = Parity start bit and stop bit

Specifications subject to change. ARD reserves the right to change its products and the specifications given here at any time without notice.




Figure 2.15 A smart label primarily consists of a thin paper or plastic foil onto which the transponder coil and transponder chip can be applied (Tag-It Transponder, reproduced by permission of Texas Instruments, Friesing)

An obvious step down the route of miniaturisation is the integration of the coil onto the chip (*coil-on-chip*) (Figure 2.16). This is made possible by a special microgalvanic process that can take place on a normal CMOS wafer. The coil is placed directly onto the isolator of the silicon chip in the form of a planar (single layer) spiral arrangement and contacted to the circuit below by means of conventional openings in the passivation layer (Jurisch, 1995, 1998). The conductor track widths achieved lie in the range of $5\text{--}10\ \mu\text{m}$ with a layer thickness of $15\text{--}30\ \mu\text{m}$. A final passivation onto a polyamide base is performed to guarantee the mechanical loading capacity of the contactless memory module based upon coil-on-chip technology.

The size of the silicon chip, and thus the entire transponder, is just $3\ \text{mm} \times 3\ \text{mm}$. The transponders are frequently embedded in a plastic shell for convenience and at $6\ \text{mm} \times 1.5\ \text{mm}$ are among the smallest RFID transponders available on the market.

2.2.10 Other formats

In addition to these main designs, several application-specific special designs are also manufactured. Examples are the ‘racing pigeon transponder’ or the ‘champion chip’ for sports timing. Transponders can be incorporated into any design required by the customer. The preferred options are glass or PP transponders, which are then processed further to obtain the ultimate form.




Figure 2.16 Extreme miniaturisation of transponders is possible using coil-on-chip technology (reproduced by permission of Micro Sensys, Erfurt)

2.3 Frequency, Range and Coupling

The most important differentiation criteria for RFID systems are the operating frequency of the reader, the physical coupling method and the range of the system. RFID systems are operated at widely differing frequencies, ranging from 135 kHz longwave to 5.8 GHz in the microwave range. *Electric, magnetic and electromagnetic fields* are used for the physical coupling. Finally, the achievable range of the system varies from a few millimetres to above 15 m.

RFID systems with a very small range, typically in the region of up to 1 cm, are known as *close coupling systems*. For operation the transponder must either be inserted into the reader or positioned upon a surface provided for this purpose. Close coupling systems are coupled using both electric and magnetic fields and can theoretically be operated at any desired frequency between DC and 30 MHz because the operation of the transponder does not rely upon the radiation of fields. The close coupling between data carrier and reader also facilitates the provision of greater amounts of power and so even a microprocessor with non-optimal power consumption, for example, can be operated. Close coupling systems are primarily used in applications that are subject to strict security requirements, but do not require a large range. Examples are electronic door locking systems or contactless smart card systems with payment functions. Close coupling transponders are currently used exclusively as ID-1 format contactless smart cards (ISO 10536). However, the role of close coupling systems on the market is becoming less important.

Systems with write and read ranges of up to 1 m are known by the collective term of remote coupling systems. Almost all *remote coupled systems* are based upon an *inductive (magnetic) coupling* between reader and transponder. These systems are therefore also known as *inductive radio systems*. In addition there are also a few systems with

capacitive (electric) coupling (motorola Inc., 1999). At least 90% of all RFID systems currently sold are inductively coupled systems. For this reason there is now an enormous number of such systems on the market. There is also a series of standards that specify the technical parameters of transponder and reader for various standard applications, such as contactless smart cards, animal identification or industrial automation. These also include *proximity coupling* (ISO 14443, *contactless smart cards*) and *vicinity coupling systems* (ISO 15693, *smart label* and *contactless smart cards*). Frequencies below 135 kHz or 13.56 MHz are used as transmission frequencies. Some special applications (e.g. Eurobalise) are also operated at 27.125 MHz.

RFID systems with ranges significantly above 1 m are known as *long-range systems*. All long-range systems operate using electromagnetic waves in the *UHF* and *microwave range*. The vast majority of such systems are also known as *backscatter systems* due to their physical operating principle. In addition, there are also long-range systems using *surface acoustic wave transponders* in the microwave range. All these systems are operated at the UHF frequencies of 868 MHz (Europe) and 915 MHz (USA) and at the microwave frequencies of 2.5 GHz and 5.8 GHz. Typical ranges of 3 m can now be achieved using passive (battery-free) backscatter transponders, while ranges of 15 m and above can even be achieved using active (battery-supported) backscatter transponders. The battery of an active transponder, however, never provides the power for data transmission between transponder and reader, but serves exclusively to supply the microchip and for the retention of stored data. The power of the electromagnetic field received from the reader is the only power used for the data transmission between transponder and reader.

In order to avoid reference to a possibly erroneous range figure, this book uses only the terms *inductively* or *capacitively coupled system* and *microwave system* or *backscatter system* for classification.

2.4 Information Processing in the Transponder

If we classify RFID systems according to the range of information and data processing functions offered by the transponder and the size of its data memory, we obtain a broad spectrum of variants. The extreme ends of this spectrum are represented by low-end and high-end systems (Figure 2.17).

2.4.1 Low-end systems

EAS systems (*Electronic Article Surveillance systems*; see Section 3.1) represent the bottom end of *low-end systems*. These systems check and monitor the possible presence of a transponder in the interrogation zone of a detection unit's reader using simple physical effects.

Read-only transponders with a microchip are also classified as low-end systems. These transponders have a permanently encoded data set that generally consists only of a unique *serial number* (unique number) made up of several bytes. If a read-only transponder is placed in the HF field of a reader, the transponder begins to continuously




Figure 2.17 RFID systems can be classified into low-end and high-end systems according to their functionality

broadcast its own serial number. It is not possible for the reader to address a read-only transponder — there is a unidirectional flow of data from the transponder to the reader. In practical operation of a read-only system, it is also necessary to ensure that there is only ever one transponder in the reader's interrogation zone, otherwise the two or more transponders simultaneously transmitting would lead to a data collision. The reader would no longer be able to detect the transponder. Despite this limitation, read-only transponders are excellently suited for many applications in which it is sufficient for one unique number to be read. Because of the simple function of a read-only transponder, the chip area can be minimised, thus achieving low power consumption and a low manufacturing cost.

Read-only systems are operated at all frequencies available to RFID systems. The achievable ranges are generally very high thanks to the low power consumption of the microchip.

Read-only systems are used where only a small amount of data is required or where they can replace the functionality of barcode systems, for example in the control of product flows, in the identification of pallets, containers and gas bottles (ISO 18000), but also in the identification of animals (ISO 11785).

2.4.2 Mid-range systems


The mid-range is occupied by a variety of systems with writable data memory, which means that this sector has by far the greatest diversity of types. Memory sizes range

QED221

QED222

QED223

PACKAGE DIMENSIONS




NOTES:

1. Dimensions for all drawings are in inches (mm).
2. Tolerance of $\pm .010 (.25)$ on all non-nominal dimensions unless otherwise specified.



SCHEMATIC



DESCRIPTION

The QED22X is an 880nm AlGaAs LED encapsulated in clear, purple tinted, plastic T-1 3/4 package.

FEATURES

- $\lambda = 880 \text{ nm}$
- Chip material = AlGaAs
- Package type: T-1 3/4 (5mm lens diameter)
- Matched Photosensor: QSD122/123/124
- Medium Wide Emission Angle, 40°
- High Output Power
- Package material and color: Clear, purple tinted, plastic

QED221

QED222

QED223

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating	Unit
Operating Temperature	T_{OPR}	-40 to +100	$^\circ\text{C}$
Storage Temperature	T_{STG}	-40 to +100	$^\circ\text{C}$
Soldering Temperature (Iron) (2,3,4)	T_{SOL-I}	240 for 5 sec	$^\circ\text{C}$
Soldering Temperature (Flow) (2,3)	T_{SOL-F}	260 for 10 sec	$^\circ\text{C}$
Continuous Forward Current	I_F	100	mA
Reverse Voltage	V_R	5	V
Power Dissipation (1)	P_D	200	mW
Peak Forward Current (5)	$I_{F(Peak)}$	1.5	A

ELECTRICAL / OPTICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$)

PARAMETER	TEST CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS
Peak Emission Wavelength	$I_F = 100\text{ mA}$	λ_{PE}	—	880	—	nm
Emission Angle	$I_F = 100\text{ mA}$	Θ	—	± 20	—	Deg.
Forward Voltage	$I_F = 100\text{ mA}$, $t_p = 20\text{ ms}$	V_F	—	—	1.7	V
Reverse Current	$V_R = 5\text{ V}$	I_R	—	—	10	μA
Radiant Intensity QED221	$I_F = 100\text{ mA}$, $t_p = 20\text{ ms}$	I_E	10	—	20	mW/sr
Radiant Intensity QED222	$I_F = 100\text{ mA}$, $t_p = 20\text{ ms}$	I_E	16	—	32	mW/sr
Radiant Intensity QED223	$I_F = 100\text{ mA}$, $t_p = 20\text{ ms}$	I_E	25	—	—	mW/sr
Rise Time	$I_F = 100\text{ mA}$	t_r	—	800	—	ns
Fall Time		t_f	—	800	—	ns

Derate power dissipation linearly 2.67 mW/ $^\circ\text{C}$ above 25 $^\circ\text{C}$.

RMA flux is recommended.

Methanol or isopropyl alcohols are recommended as cleaning agents.

Soldering iron 1/16" (1.6mm) minimum from housing.

Pulse conditions; $t_p = 100\ \mu\text{s}$, $T = 10\text{ ms}$.

QED221

QED222

QED223

Fig. 1 Normalized Radiant Intensity vs. Input Current




Fig. 2 Coupling Characteristics of QED222X with QSD12X




Fig. 3 Forward Voltage vs. Temperature




Fig. 4 Normalized Radiant Intensity vs. Wavelength




Fig. 5 Forward Current vs. Forward Voltage





Fig. 6 Radiation Pattern



QED221

QED222

QED223

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

2003 THRU 2024

Data Sheet
29304F

HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS


Ideally suited for interfacing between low-level logic circuitry and multiple peripheral power loads, the Series ULN20xxA/L high-voltage, high-current Darlington arrays feature continuous load current ratings to 500 mA for each of the seven drivers. At an appropriate duty cycle depending on ambient temperature and number of drivers turned ON simultaneously, typical power loads totaling over 230 W (350 mA x 7, 95 V) can be controlled. Typical loads include relays, solenoids, stepping motors, magnetic print hammers, multiplexed LED and incandescent displays, and heaters. All devices feature open-collector outputs with integral clamp diodes.

The ULN2003A/L and ULN2023A/L have series input resistors selected for operation directly with 5 V TTL or CMOS. These devices will handle numerous interface needs — particularly those beyond the capabilities of standard logic buffers.

The ULN2004A/L and ULN2024A/L have series input resistors for operation directly from 6 to 15 V CMOS or PMOS logic outputs.

The ULN2003A/L and ULN2004A/L are the standard Darlington arrays. The outputs are capable of sinking 500 mA and will withstand at least 50 V in the OFF state. Outputs may be paralleled for higher load current capability. The ULN2023A/L and ULN2024A/L will withstand 95 V in the OFF state.

These Darlington arrays are furnished in 16-pin dual in-line plastic packages (suffix "A") and 16-lead surface-mountable SOICs (suffix "L"). All devices are pinned with outputs opposite inputs to facilitate ease of circuit board layout. All devices are rated for operation over the temperature range of -20°C to +85°C. Most (see matrix, next page) are also available for operation to -40°C; to order, change the prefix from "ULN" to "ULQ".



Dwg. No. A-6594

Note that the ULN20xxA series (dual in-line package) and ULN20xxL series (small-outline IC package) are electrically identical and share a common terminal number assignment.

ABSOLUTE MAXIMUM RATINGS

Output Voltage, V_{CE}	
(ULN200xA and ULN200xL)	50 V
(ULN202xA and ULN202xL)	95 V
Input Voltage, V_{IN}	30 V
Continuous Output Current,	
I_C	500 mA
Continuous Input Current, I_{IN}	25 mA
Power Dissipation, P_D	
(one Darlington pair)	1.0 W
(total package)	See Graph
Operating Temperature Range,	
T_A	-20°C to +85°C
Storage Temperature Range,	
T_S	-55°C to +150°C

FEATURES

- TTL, DTL, PMOS, or CMOS-Compatible Inputs
- Output Current to 500 mA
- Output Voltage to 95 V
- Transient-Protected Outputs
- Dual In-Line Plastic Package or Small-Outline IC Package

x = digit to identify specific device. Characteristic shown applies to family of devices with remaining digits as shown. See matrix on next page.



**2003 THRU 2024
HIGH-VOLTAGE,
HIGH-CURRENT
DARLINGTON ARRAYS**


DEVICE PART NUMBER DESIGNATION

$V_{CE(MAX)}$	50 V	95 V
$I_{C(MAX)}$	500 mA	500 mA
Logic	Part Number	
5V TTL, CMOS	ULN2003A* ULN2003L*	ULN2023A* ULN2023L
6-15 V CMOS, PMOS	ULN2004A* ULN2004L*	ULN2024A ULN2024L

* Also available for operation between -40°C and +85°C. To order, change prefix from "ULN" to "ULQ".


PARTIAL SCHEMATICS

ULN20x3A/L (Each Driver)




Dwg. No. A-9851

ULN20x4A/L (Each Driver)



Dwg. No. A-9896A



Dwg. GP-008A

X = Digit to identify specific device. Specification shown applies to family of devices with remaining digits as shown. See matrix above.



115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000
Copyright © 1974, 1988 Allegro MicroSystems, Inc.

**2003 THRU 2024
HIGH-VOLTAGE,
HIGH-CURRENT
DARLINGTON ARRAYS**

Types ULN2003A, ULN2003L, ULN2004A, and ULN2004L
ELECTRICAL CHARACTERISTICS at +25°C (unless otherwise noted).

Characteristic	Symbol	Test Fig.	Applicable Devices	Test Conditions	Limits			
					Min.	Typ.	Max.	Units
Output Leakage Current	I_{CEX}	1A	All	$V_{CE} = 50\text{ V}, T_A = 25^\circ\text{C}$	—	< 1	50	μA
				$V_{CE} = 50\text{ V}, T_A = 70^\circ\text{C}$	—	< 1	100	μA
		1B	ULN2004A/L	$V_{CE} = 50\text{ V}, T_A = 70^\circ\text{C}, V_{IN} = 1.0\text{ V}$	—	< 5	500	μA
Collector-Emitter Saturation Voltage	$V_{CE(SAT)}$	2	All	$I_C = 100\text{ mA}, I_B = 250\text{ }\mu\text{A}$	—	0.9	1.1	V
				$I_C = 200\text{ mA}, I_B = 350\text{ }\mu\text{A}$	—	1.1	1.3	V
				$I_C = 350\text{ mA}, I_B = 500\text{ }\mu\text{A}$	—	1.3	1.6	V
Input Current	$I_{IN(ON)}$	3	ULN2003A/L	$V_{IN} = 3.85\text{ V}$	—	0.93	1.35	mA
			ULN2004A/L	$V_{IN} = 5.0\text{ V}$	—	0.35	0.5	mA
				$V_{IN} = 12\text{ V}$	—	1.0	1.45	mA
	$I_{IN(OFF)}$	4	All	$I_C = 500\text{ }\mu\text{A}, T_A = 70^\circ\text{C}$	50	65	—	μA
Input Voltage	$V_{IN(ON)}$	5	ULN2003A/L	$V_{CE} = 2.0\text{ V}, I_C = 200\text{ mA}$	—	—	2.4	V
				$V_{CE} = 2.0\text{ V}, I_C = 250\text{ mA}$	—	—	2.7	V
				$V_{CE} = 2.0\text{ V}, I_C = 300\text{ mA}$	—	—	3.0	V
			ULN2004A/L	$V_{CE} = 2.0\text{ V}, I_C = 125\text{ mA}$	—	—	5.0	V
				$V_{CE} = 2.0\text{ V}, I_C = 200\text{ mA}$	—	—	6.0	V
				$V_{CE} = 2.0\text{ V}, I_C = 275\text{ mA}$	—	—	7.0	V
				$V_{CE} = 2.0\text{ V}, I_C = 350\text{ mA}$	—	—	8.0	V
Input Capacitance	C_{IN}	—	All		—	15	25	pF
Turn-On Delay	t_{PLH}	8	All	$0.5 E_{IN}$ to $0.5 E_{OUT}$	—	0.25	1.0	μs
Turn-Off Delay	t_{PHL}	8	All	$0.5 E_{IN}$ to $0.5 E_{OUT}$	—	0.25	1.0	μs
Clamp Diode Leakage Current	I_R	6	All	$V_R = 50\text{ V}, T_A = 25^\circ\text{C}$	—	—	50	μA
				$V_R = 50\text{ V}, T_A = 70^\circ\text{C}$	—	—	100	μA
Clamp Diode Forward Voltage	V_F	7	All	$I_F = 350\text{ mA}$	—	1.7	2.0	V

Complete part number includes suffix to identify package style: A = DIP, L = SOIC.

**2003 THRU 2024
HIGH-VOLTAGE,
HIGH-CURRENT
DARLINGTON ARRAYS**

**Types: ULN2023A, ULN2023L, ULN2024A, and ULN2024L
ELECTRICAL CHARACTERISTICS at +25°C (unless otherwise noted).**

Characteristic	Symbol	Test Fig.	Applicable Devices	Test Conditions	Limits			
					Min.	Typ.	Max.	Units
Output Leakage Current	I _{CEX}	1A	All	V _{CE} = 95 V, T _A = 25°C	—	< 1	50	μA
				V _{CE} = 95 V, T _A = 70°C	—	< 1	100	μA
		1B	ULN2024A/L	V _{CE} = 95 V, T _A = 70°C, V _{IN} = 1.0 V	—	< 5	500	μA
Collector-Emitter Saturation Voltage	V _{CE(SAT)}	2	All	I _C = 100 mA, I _B = 250 μA	—	0.9	1.1	V
				I _C = 200 mA, I _B = 350 μA	—	1.1	1.3	V
				I _C = 350 mA, I _B = 500 μA	—	1.3	1.6	V
Input Current	I _{IN(ON)}	3	ULN2023A/L	V _{IN} = 3.85 V	—	0.93	1.35	mA
			ULN2024A/L	V _{IN} = 5.0 V	—	0.35	0.5	mA
				V _{IN} = 12 V	—	1.0	1.45	mA
	I _{IN(OFF)}	4	All	I _C = 500 μA, T _A = 70°C	50	65	—	μA
Output Voltage	V _{IN(ON)}	5	ULN2023A/L	V _{CE} = 2.0 V, I _C = 200 mA	—	—	2.4	V
				V _{CE} = 2.0 V, I _C = 250 mA	—	—	2.7	V
				V _{CE} = 2.0 V, I _C = 300 mA	—	—	3.0	V
		ULN2024A/L	V _{CE} = 2.0 V, I _C = 125 mA	—	—	5.0	V	
			V _{CE} = 2.0 V, I _C = 200 mA	—	—	6.0	V	
			V _{CE} = 2.0 V, I _C = 275 mA	—	—	7.0	V	
			V _{CE} = 2.0 V, I _C = 350 mA	—	—	8.0	V	
Input Capacitance	C _{IN}	—	All		—	15	25	pF
Turn-On Delay	t _{PLH}	8	All	0.5 E _{IN} to 0.5 E _{OUT}	—	0.25	1.0	μs
Turn-Off Delay	t _{PHL}	8	All	0.5 E _{IN} to 0.5 E _{OUT}	—	0.25	1.0	μs
Reverse Diode Leakage Current	I _R	6	All	V _R = 95 V, T _A = 25°C	—	—	50	μA
				V _R = 95 V, T _A = 70°C	—	—	100	μA
Forward Diode Voltage	V _F	7	All	I _F = 350 mA	—	1.7	2.0	V

Complete part number includes suffix to identify package style: A = DIP, L = SOIC.




115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000

2003 THRU 2024 HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS


TEST FIGURES

FIGURE 1A




Dwg. No. A-9728A

FIGURE 1B




Dwg. No. A-9730A

FIGURE 2




Dwg. No. A-9731A

FIGURE 3




Dwg. No. A-9732A

FIGURE 4




Dwg. No. A-9733A

FIGURE 5




Dwg. No. A-9734A

FIGURE 6




Dwg. No. A-9735A

FIGURE 7



Dwg. No. A-9736A

FIGURE 8




* Complete part number includes a final letter to indicate package.

K = Digit to identify specific device. Specification shown applies to family of devices with remaining digits as shown.


2003 THRU 2024 HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS

ALLOWABLE COLLECTOR CURRENT AS A FUNCTION OF DUTY CYCLE (Dual In-line-Packaged Devices, Suffix 'A')




Dwg. GP-020

(Small-Outline-Packaged Devices, Suffix 'L')




Dwg. GP-044A

SATURATION VOLTAGE AS A FUNCTION OF COLLECTOR CURRENT




Dwg. GP-027

TYPICAL APPLICATIONS




Dwg. No. A-9652



Dwg. No. A-9654A

COLLECTOR CURRENT AS A FUNCTION OF INPUT CURRENT




Dwg. GP-028




115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000

2003 THRU 2024 HIGH-VOLTAGE, HIGH-CURRENT DARLINGTON ARRAYS

TYPICAL APPLICATIONS




Dep. No. A-8653A



Dep. No. A-10,175


INPUT CURRENT AS A FUNCTION OF INPUT VOLTAGE

Types ULN2003A, ULN2003L, ULN2023A, and
ULN2023L



Dep. GP-009

Types ULN2004A, ULN2004L, ULN2024A, and
ULN2024L




Dep. GP-009-1

**2003 THRU 2024
HIGH-VOLTAGE,
HIGH-CURRENT
DARLINGTON ARRAYS**


PACKAGE DESIGNATOR "A"

Dimensions in Inches
(controlling dimensions)



Dwg. MA-001-16A in

Dimension in Millimeters
(for reference only)



Dwg. MA-001-16A mm

- NOTES: 1. Leads 1, 8, 9, and 16 may be half leads at vendor's option.
2. Lead thickness is measured at seating plane or below.
3. Lead spacing tolerance is non-cumulative.
4. Exact body and lead configuration at vendor's option within limits shown.






115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000

**2003 THRU 2024
HIGH-VOLTAGE,
HIGH-CURRENT
DARLINGTON ARRAYS**




PACKAGE DESIGNATOR "L"

Dimensions in Inches
(for reference only)



Dwg. MA-007-16 in

Dimension in Millimeters
(controlling dimensions)



Dwg. MA-007-16A mm

- NOTES: 1. Lead spacing tolerance is non-cumulative.
2. Exact body and lead configuration at vendor's option within limits shown.

**2003 THRU 2024
HIGH-VOLTAGE,
HIGH-CURRENT
DARLINGTON ARRAYS**

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.



115 Northeast Cutoff, Box 15036
Worcester, Massachusetts 01615-0036 (508) 853-5000

بِسْمِ اللَّهِ الرَّحْمَنِ الرَّحِيمِ

Segala puja dan puji ku panjatkan atas kehadiran-Mu Ya ALLAH dan Nabi besar Muhammad SAW, atas segala rahmat dan hidayah-Nya lah maka ku dapat menyelesaikan skripsi ini dengan baik.

Ini merupakan babak awal dari perjuangan hidup ku yang baru dalam mencapai cita-cita dan menjadi manusia seutuhnya.

Segala daya dan upaya ku ini tidaklah berarti tanpa bantuan baik material dan spiritual dari orang-orang yang sangat member arti dan warna dalam hidupku ini.

Terima Kasih Ku Sembahkan Untuk :

- ❖ Ayah (**Alm.**) **A. Rasoel Adnan** dan Mami **Naniek Wahyu Hariani**, Terima kasih atas doa, kasih sayang, nasehat, semangat dan dukungan, duit, dan jerih payahnya selama ini. Semua tu ta' akan mungkin dapat tergantikan dengan apapun di dunia ini dan mungkin ta' terbayarkan oleh ku. Doa dan asa kalian lah tenaga hidup ku.
- ❖ Kakak Pertama **M. Iutfhi Harianto (Yupi)** dan Kaka Kedua **Yusfadli Yuniarto (Siyu)**, terima kasih bantuan kalian selama ini yang ta' terhitung jumlahnya, jejak hidup kalian lah yang menjadi tauladan hidup ku, ajaran dan pangalaman kalian adalah cermin ku selama ini. Ku harap kita selalu akur dan jadi keluarga yang bersahaja hingga akhir nanti, karena cuma kalian harta ku di dunia ini.
- ❖ Seluruh keluarga besar ku yang tersebar luas di mana pun kalian berada, terima kasih atas doa dan bantuannya.
- ❖ Bapak **Ir. F. Yudi Limpraptono, MT** dan Bapak **Ir. Yusuf Ismail Nakhoda, MT** beserta seluruh jajaran pengajar dan staff **Institut Teknologi Nasional Malang**, terima kasih atas semua pelajaran dan gembelengannya, semoga Tuhan membalas segala amal bapak dan ibu pengajar sekalian.
- ❖ Seluruh keluarga besar **Wasito Tirtomangkoekoesoemo**, terima kasih atas keramah-tamahannya dan bantuannya. Teruntuk Papa **Djati Waluyo** dan Mama **Etty Retno Purwanti**, terima kasih atas bantuan dan doa restunya.
- ❖ Ayank **Irene Etana Perwitasari (Vita)**, terima kasih atas cinta dan kasih mu yang disertai segala omelan-omelan mu....tapi itulah kekuatan ku untuk mengarungi bahtera hidup ini. Kita harus tetap menjaga kekuatan ini karena kita punya banyak harapan dan keinginan untuk diwujudkan. Munil ku.....yang sabar yach !!!
- ❖ Bapak **H. Ahmad Pramono** dan Ibu **Hj. Erfina Kusumawardani** beserta keluarga, terima kasih atas segala bantuannya selama ini dan menerima ku

layaknya bagian dari keluarga. Tuk sang kakak **Galih Fitrah P., ST (dhuhoLd)**, thank's for all bro....dan untuk setiap rokok "nyangu". Tuk sang adik **Guruh Persada P., SE (JusTo)**, thank's for all too...printer mu sungguh berjasa disaat genting.

- ❖ Penghuni Kav. 23 : **Hendry (Tumin) Cahyono, SE, ME (cand)**, met berjuang conk...dan kembalilah ke jalan yang benar, wanita itu racun dunia. **Kamsir Adi P. (The Lost Boy)**, keep fighting and never give up...program diet mu sukses lho. **Siti (Hollowgirl)**, thank's dah nemenin saat ku lembur.
- ❖ Rekan-rekan **ELKA 3** angkatan 2002. **Iful Arfin (Remex)**, **Joko Purwanto (Black Bird)**, **Ice Kurnia (Eppy)**, **Galih F. P. (dhuhoLd)**, **Hendra Wicaksono (Grandong)**, **Khotipul Ngimam (Lupi)**, **Bagus Abdul F. (Sholeh)**, **Atik R. (Kunyal)**, **Bambang Wiswanto (Bam'S)**, **Jaka Purwa (P4W)**, **Yuli (Ju2 Ethes)**, **Bayu Gedhe (Qbut)**, **Bayu Cilik (Bay)**, **M. Ulinuha (Kenthank)**, **Nurga Sumarwi (Kunamshink)**, **Rhomadona (Dona Amnesia)**, **Nazwarudin N. (Arab Brengsek)**, **Ubaidillah A. (Mbah Kyai)**, **Efan (Collapse)**, **Novika S. (Play Boy)**, **Taufiqurrahman (Tiunk)**, **Adin (Mr. Mufadhol)**, **Vendy (Hell Boy)**, **Supriyanto (Bandeng)**, **Glorio (BuGil)**, **Lalu Riyandus S. (Avatar)**, **Natsir**, **Andhika B. S. (Pak Lek)**, **Bambang H. (Pengusaha)**, **Andri W.**, **Aris (Mbah)**, etc. thank's atas bantuannya dan semoga kita semua sukses serta selalu menjaga persahabatan ini hingga akhir hayat. I Love U All My Friend.
- ❖ Keluarga **Kalong Hitam**, terima kasih bantuan spiritual dan semua ajaran Jalan Hidup yang tlah di sampaikan.
- ❖ **Pemuda Harapan Bangsa (PHB) dan Banyu Mili**, yang akur n tetep bangun siang. Kalian dah seperti pacar lelaki ku jadi yang romantis selalu.
- ❖ **Mantan-mantan**, thank's dah pernah mengisi hidup ku dank u sertakan doa semoga kalian bahagia.
- ❖ Saudara-saudara **Sedulur Tunggal Kecer (STK)**, Eling-Kuat-Slamet. Semoga tetap jaya.
- ❖ **HMI Al-Kindi ITN Malang (Green Dragon)**, thank's dah menjadi naungan ku menekspresikan diri dengan segala polemik dan intrik yang ada.
- ❖ **VIZ-P AE 3389 AD**, kau begitu setia mengantarku dalam menuntut ilmu, walau tubuh mu berdencit tapi kau tak pernah rewel.
- ❖ **My Good Girl (Alm.) Miu**, semoga kau diterima disisinya.
- ❖ **Kakang Kawah, Adi Ari-Ari, Sedulur 4, 5 pancer**. Reksanen badan wadah yen ono sejo olo ojo tumeko, kang tumeko ojo tumomo.
- ❖ Semua orang atau segala sesuatu yang telah membantu dalam penyelesaian skripsi ini yang belum disebutkan namanya.

CURRICULUM VITAE



Rio Haris Rosdiansyah

Data Pribadi


Nama	Rio Haris Rosdiansyah
Jenis Kelamin	Laki-laki
Status Perkawinan	Belum menikah
Agama	Islam
Tempat dan Tanggal Lahir	Madiun, 2 Mei 1984
Alamat Rumah	Jl. Banda No.2B Madiun
Telepon	(0351) 452625 / 085649627600
E-mail	rio_haris@yahoo.co.id

Pendidikan

(1990-1995)	SD Negeri Raba 2, Bima-NTB
(1995-1996)	SD Negeri 1, Bangil-Pasuruan
(1996-1999)	SLTP Negeri 3, Madiun
(1999-2002)	SMU Negeri 1, Madiun
(2002-2008)	Teknik Elektro S-1 Konsentrasi Elektronika Institut Teknologi Nasional, Malang

Seminar/Pelatihan

2002	Kuliah Dhuha dan Mentoring LDI ITN Malang
2004	Kuliah Tamu
2005	Seminar Sehari ITN Malang
2006	Pelatihan Sistem Mikrokontroler AT89C51



Pengalaman Organisasi

- (1998-1999) Pengurus OSIS SMU Negeri 1 Madiun
- (2003-2005) Anggota HMI Komisariat Al-Kindi ITN Malang
- (2003-2005) Anggota HME ITN Malang
- 2004 Panitia Orientasi Profesi Elektro (OPEL '04) ITN Malang
- (2004-2005) Korbid Work Shop HME ITN Malang
- 2004 Panitia Gebyar Elektro ITN Malang
- (2004-2005) Kabid Ristek HMI Komisariat Al-Kindi ITN Malang
- (2005-sekarang) Anggota LSM "MUMPUNI" Madiun

Pengalaman Kerja

- 2005 PKL di PT. (Persero) Telekomunikasi Indonesia, Tbk.
Divisi Long Distance - Representative Office, Malang
- 2006 Surveyor BPH Migas Kakanwil Yogyakarta
- 2007 Surveyor BAPEDA Madiun pada proyek ASKESMASKIN
- 2008 Credit Card Officer BCA-Carrefour Malang

Kemampuan

- Komputer**
- Microsoft Office (MS Word, MS Excel, Power point)
 - Adobe Photoshop
 - Instalasi Hardware
 - Aplikasi Internet

Hobi

- Membaca
- Menulis
- Travelling

