

**INSTITUT TEKNOLOGI NASIONAL MALANG
FAKULTAS TEKNOLOGI INDUSTRI
JURUSAN TEKNIK ELEKTRO S-1
KONSENTRASI TEKNIK ELEKTRONIKA**

SKRIPSI



**PERANCANGAN AKUISISI DAN PEMROSESAN SINYAL
ELEKTROKARDIOGRAFI (EKG) PORTABEL DENGAN
MENGUNAKAN RANGKAIAN MATRIK LED SEBAGAI
PENAMPIL**

Disusun Oleh :
Gondo Nobianto
00.17.122

MARET 2008

ABSTRAKSI

PERANCANGAN AKUISISI DAN PEMROSESAN SINYAL ELEKTROKARDIOGRAFI (EKG) PORTABEL DENGAN MENGGUNAKAN MATRIK LED SEBAGAI PENAMPIL

Gondo Nobianto, 0017122, Jurusan Teknik Elektro S-1, Dosen Pembimbing I :
Ir. Usman Djuanda, MM., Dosen Pembimbing II : Sotyohadi, ST,

Skripsi ini bertujuan untuk merancang dan membuat alat yang dapat mengakuisisi dan memproses sinyal jantung (EKG) secara portabel dengan menggunakan matrik LED sebagai penampil. Untuk dapat memperoleh sinyal jantung diperlukan 3 (tiga) buah elektroda yang berfungsi sebagai sensor dan rangkaian pengkondisi sinyal serta sebuah alat peraga atau penampil.

Dalam perancangan alat ini penulis menggunakan IC AD620AN sebagai penguat instrumentasi dan IC LT1114CN serta IC TL072 sebagai filter. Kemudian output dari filter sebagai output EKG amplifier dihubungkan kerangkaian matrik LED yang dikendalikan oleh 3 (tiga) IC, yaitu IC LM3914 *dot/bar display driver* dan IC HCF4017 *decade counter with 10 decoded output* serta IC LM555 *timer*. IC penguat instrumentasi (IA) AD620AN adalah IC yang didalamnya sudah terdapat rangkaian penguat instrumentasi klasik tiga OP-Amp yang merupakan rangkaian utama dalam pemrosesan sinyal bioelektrik jantung. Prinsip kerjanya adalah pada saat terjadi selisih tegangan bioelektrik antara dua bagian sisi tubuh yang melalui elektroda-elektroda maka selisih tegangan tersebut akan dikuatkan oleh diferensial amplifier. Akan tetapi agar tegangan yang akan dikuatkan tidak drop atau hilang sebelum dikuatkan maka tegangan tersebut harus dilewatkan melalui penguat penyangga. Tegangan ini adalah tegangan AC yang memiliki amplitudo yang besarnya anantara 0.5-10mV. Untuk pemrosesan selanjutnya tegangan keluaran dari penguat instrumentasi akan dilewatkan ke filter karena tegangan tersebut pasti membawa tegangan atau sinyal lain selain jantung seperti misalnya sinyal otot (EMG), frekwensi jala-jala 50Hz, gerakan-gerakan tubuh, dan lain-lain. Alat ini juga dapat dirancang ulang untuk digunakan sebagai penguat sinyal bioelektrik lainnya seperti EMG, EEG, ERG, dan pendeteksi tekanan darah yang tentunya berdasarkan prinsip yang serupa dengan EKG/ECG.

Agar hasil pemrosesan sinyal bioelektrik jantung ini dapat dilihat atau dianalisa maka sinyal tersebut harus ditampilkan melalui sebuah penampil atau peraga. Dalam perancangan ini alat peraga tersebut menggunakan matrik LED yang berfungsi layaknya osiloskop sederhana yang hanya memerlukan catu daya baterai. Tetapi dalam pengujian matrik LED itu sendiri sinyal yang ditampilkan kurang jelas dan sukar untuk dianalisa, namun fungsinya berjalan dengan cukup baik. Pada saat pengujian keseluruhan alat ini ternyata belum mampu menangkap sinyal bioelektrik jantung. Dan dari beberapa kali pengujian dapat disimpulkan bahwa kemungkinan ketidakmampuan alat ini dalam menangkap sinyal jantung dikarenakan masalah sumber masukan dan sensitivitas elektroda dan juga pemakaian kabel *input*.

Kata kunci : ECG, elektroda, filter, penguat instrumentasi, matrik LED

DAFTAR ISI

JUDUL	i
LEMBAR PERSETUJUAN	ii
BERITA ACARA UJIAN SKRIPSI	iii
KATA PENGANTAR	iv
ABSTRAKSI	v
DAFTAR ISI	vi
DAFTAR GAMBAR	x
DAFTAR TABEL	xii
DAFTAR GRAFIK.....	xiii
BAB I PENDAHULUAN	
1.1 Latar Belakang	1
1.2 Tujuan.....	1
1.3 Rumusan Masalah.....	1
1.4 Batasan Masalah	2
1.5 Metodologi Penelitian	3
1.6 Sistematika Penulisan	3
BAB II DASAR TEORI	
2.1 Aktifitas Pada Jantung.....	6
2.1.1 Sinuatrial (SA) Node	6
2.1.2 Atrioventricular (AV) Node	8
2.2 Biopotensial Pada Jantung.....	16
2.3 Biopotensial <i>Amplifier</i>	17
2.4 Analisis Operasional Amplifier	11
2.4.1 Penguat Inversi (Inverting Amplifier).....	15
2.4.2 Penguat Non Inversi (Non Inverting Amplifier).....	17
2.4.3 Pengikut Tegangan (Buffer Amplifier).....	18
2.4.4 Diffrensial Amplifier.....	
2.5 Rangkaian Penapis (<i>Filter</i>)	19
2.5.1 <i>Low Pass Filter</i>	20
2.5.2 <i>High Pass Filter</i>	21

2.5.3	<i>Band Pass Filter</i>	22
2.5.4	<i>Band Reject Filter</i>	23
2.6	Instrumentasi <i>Amplifier</i>	24
2.8	Transducer	26
2.7.1	Prinsip Kerja Elektroda	27
2.7.2	Elektroda Disposabel.....	29
2.8	Rangkaian Matrik LED.....	30

BAB III PERANCANGAN DAN PEMBUATAN ALAT

3.1	Perancangan Alat.....	33
3.1.1	Perancangan <i>High Pass Filter</i>	35
3.1.2	IC Instrumentasi <i>Amplifier</i>	36
3.1.3	Perancangan <i>Low Pass Filter</i>	39
3.1.4	Perancangan <i>Band reject Filter</i>	40
3.1.5	Perancangan Matrik LED	42

BAB IV PENGUJIAN DAN ANALISA ALAT

4.1	Pengujian Penguat Instrumentasi AD620AN.....	46
4.1.1	Tujuan	46
4.1.2	Peralatan Yang Digunakan	46
4.1.3	Prosedur Pengujian	46
4.1.4	Hasil Pengujian	49
4.1.5	Perhitungan Tegangan Keluaran <i>Differensial Mode</i> ..	50
4.1.6	Perhitungan Tegangan Keluaran <i>Common Mode</i>	50
4.1.7	Perhitungan Prosentase <i>Error</i> Pengujian IA	50
4.1.8	Perhitungan <i>Common Mode Rejection Ratio</i> (CMRR).....	52
4.2	Pengujian Rangkaian Rangkaian <i>Low Pass Filter</i>	55
4.2.1	Tujuan	55
4.2.2	Peralatan Yang Digunakan	55
4.2.3	Prosedur Pengujian	56
4.2.4	Hasil Pengujian	56

4.3	Pengujian Rangkaian <i>Band Reject Filter</i>	57
4.3.1	Tujuan.....	57
4.3.2	Peralatan Yang Digunakan	57
4.3.3	Prosedur pengujian.....	57
4.3.4	Hasil Pengujian	58
4.4	Pengujian Rangkaian Matrik LED	59
4.4.1	Tujuan.....	59
4.4.2	Peralatan Yang Digunakan	59
4.4.3	Prosedur Pengujian	59
4.4.4	Hasil Pengujian	60
4.5	Pengujian Keseluruhan	61
4.5.1	Tujuan pengujian	61
4.5.2	Prosedur pengujian.....	62
4.5.3	Analisis hasil pengujian.....	63
4.6	Spesifikasi Alat.....	63

BAB V PENUTUP

5.1	Kesimpulan	64
5.2	Saran	65

DAFTAR PUSTAKA

LAMPIRAN

DAFTAR GAMBAR

2.1	Depolarisasi Sel Dalam Jantung.....	5
2.2	Arus Ionik Sebagai Sumber Dari Elektrokardiografi	7
2.3	Gelombang Sinyal Elektrokardiografi.....	8
2.4	Dua Potensial Berbeda Yang Terukur ECG	9
2.5	Simbol Differential Amplifier	9
2.6	Simbol Op-Amp	11
2.7	Suatu Op-Amp Yang Dibebani Dengan Impedansi ZL.....	13
2.8	Rangkaian Penguat Inversi (Membalik)	15
2.9	Rangkaian Penguat Non-Inversi (Tak Membalik)	18
2.10	Rangkaian Pengikut Tegangan.....	19
2.11	Kurva Karakteristik <i>Low Pass Filter</i>	20
2.12	Kurva Karakteristik <i>High Pass Filter</i>	23
2.13	Kurva Karakteristik <i>Band Pass Filter</i>	24
2.14	Kurva Karakteristik <i>Band Reject Filter</i>	24
2.15	Rangkaian Penguat Instrumentasi	25
2.16	Distribusi Muatan Pada Elektroda Permukaan	28
2.17	Rangkaian Ekuivalen Elektroda Permukaan.....	28
2.18	a . Eiektroda Disposabel Dengan Penjepit	30
	b . Elektroda Disposabel Dengan Perekat	32
3.1	Blok Diagram Elektrokardiograf	33
3.2	Hasil Perancangan <i>High Pass Filter</i>	35
3.3	Pin-pin IC AD620AN.....	36
3.4	Skematik Sederhana IC AD620AN	37
3.5	Hasil Perancangan Penguat Instrumentasi.....	39
3.6	Hasil Perancangan <i>Low Pass Filter</i>	39
3.7	Hasil Perancangan <i>Band Reject Filter</i>	41
3.8	Konfigurasi Pin-pin IC LM3914 dan IC HCF4017	42
3.9	Konfigurasi Pin-pin IC LM555	43
3.10	Blok Diagram Matrik LED	43
3.11	Hasil Perancangan Osiloskop Matrik LED	44

4.1	Rangkaian Pengukuran <i>Diffrensial Mode</i> (DM) Penguat IA Dengan Masukkan + diground	47
4.2	Rangkaian Pengukuran <i>Diffrensial Mode</i> (DM) Penguat IA Dengan Masukkan - diground	47
4.3	Rangkaian Pengukuran <i>Common Mode</i> (CM) Penguat IA Dengan Tegangan Masukkan Yang Sama	48
4.4	Rangkaian Pengukuran <i>Common Mode</i> (CM) Penguat IA Dengan 2 Masukkan Diground	48
4.5	Rangkaian Pengukuran <i>Low Pass Filter</i>	56
4.6	Rangkaian Pengukuran <i>Band Reject Filter</i>	58
4.7	Rangkaian Pengujian Matrik LED	60
4.8	Rangkaian Driver Matrik LED	60
4.9	Hasil Pengujian Matrik LED Dengan Sinyal Masukkan Segitiga Pada Frekwensi 100Hz	60
4.10	Hasil Pengujian Matrik LED Dengan Sinyal Masukkan Kotak Pada Frekwensi 100Hz	61
4.11	Hasil Pengujian Matrik LED Dengan Sinyal Masukkan Sinus Pada Frekwensi 100Hz	61
4.12	Pemasangan Elektroda Dan Alat	62

DAFTAR TABEL

3.1	Nilai RG dan Penguatan Yang Disarankan Produsen AD620AN	38
4.1	Hasil Pengukuran Penguat Instrumentasi Amplifier.....	49
4.2	Hasil Perhitungan Penguat Instrumentasi Amplifier	54
4.3	Hasil Pengukuran <i>Low Pass Filter</i>	56
4.4	Hasil Pengukuran <i>Band Reject Filter</i>	58

DAFTAR GRAFIK

4.1	Karakteristik V_{in} Terhadap V_{out} Pengukuran Dan V_{out} Perhitungan	49
4.2	Karakteristik CMRR Penguat Instrumentasi Terhadap V_{out} Pengukuran .	55
4.3	Karakteristik <i>Low Pass Filter</i>	57
4.4	Karakteristik <i>Band Reject Filter</i>	59

BAB I PENDAHULUAN

1.1. Latar Belakang

Di dalam bidang kedokteran tidak dapat dipungkiri bahwa jantung adalah hal yang paling vital bagi manusia. Oleh karenanya kondisi jantung harus dipantau terus setiap saat. Salah satu caranya adalah dengan melakukan *monitoring* di Rumah Sakit yang menyediakan fasilitas tersebut. Namun bagi puskesmas atau klinik/balai kesehatan didaerah akan keberatan untuk melengkapi peralatan tersebut karena dirasakan besarnya biaya yang akan dikeluarkan.

Berangkat dari permasalahan diatas, maka timbul gagasan untuk membuat suatu perangkat EKG yang dapat memonitor kondisi jantung secara ekonomis dan terjangkau harganya serta mudah dibawa kemana-mana.

1.2. Tujuan.

Tujuan dari penulisan skripsi ini adalah merancang sistim akuisisi dan pemrosesan sinyal elektrokardiografi portabel dengan menggunakan rangkaian matrik LED sebagai penampil.

1.3. Rumusan Masalah.

Dalam perancangan akuisisi dan pemrosesan sinyal elektrokardiografi portabel ini dapat dirumuskan beberapa masalah yang akan dibahas antara lain :

1. Bagaimana merancang dan membuat alat yang dapat menampilkan sinyal biopotensial menjadi sinyal elektrokardiografi (ECG/EKG) tanpa interferensi sinyal-sinyal yang lainnya.
2. Bagaimana cara mengubah ion-ion dalam tubuh menjadi sinyal listrik yang dapat diukur oleh instrumen amplifier untuk ECG.
3. Bagaimana membuat alat ini menjadi sebuah alat dalam bentuk *mobile* yang dapat dibawa kemana-mana (*portabel*) yang dapat dibaca melalui sebuah penampil/peraga matrik LED.

1.4. Batasan Masalah.

Sehubungan dengan permasalahan yang dibahas dalam skripsi ini, maka penulis membatasi permasalahan ini untuk mencegah terjadinya perluasan dan penyimpangan pembahasan dari fokus permasalahan mengingat akan keterbatasan waktu dan biaya dengan batas-batas berikut :

1. Tidak membahas tentang kelainan atau penyakit jantung.
 2. Tidak membahas elektroda selain elektroda disposabel.
 3. Hanya membahas rangkaian ECG yang terdiri dari :
 - Rangkaian instrumentasi amplifier
 - Rangkaian filter (filter analog)
 - Rangkaian matrik LED
 4. Tidak membahas *power supply*.
-

1.5. Metodologi Penelitian.

Metodologi penelitian yang dipakai dalam pembuatan skripsi ini adalah :

1. Studi literatur yang mempelajari teori-teori yang berkaitan mengenai cara kerja komponen-komponen yang digunakan dalam Perancangan Akuisisi dan Pemrosesan Sinyal Elektrokardiografi Portabel Dengan Menggunakan Rangkaian Matrik LED Sebagai Penampil.
2. Studi lapangan yang mana dilakukan di Instansi Rumah Sakit untuk melakukan perbandingan antara perangkat ECG yang akan dibuat dengan perangkat ECG yang ada di Rumah Sakit.
3. Pelaksanaan uji coba alat dari hasil Perancangan Akuisisi dan Pemrosesan Sinyal Elektrokardiografi Portabel Dengan Menggunakan Rangkaian Matrik LED Sebagai Penampil.
4. Penyusunan laporan skripsi dan menyimpulkan hasil perancangan dan pembuatan alat.

1.6. Sistematika Penulisan

Sistem penulisan yang akan digunakan untuk membahas masalah dalam Tugas Akhir ini diperlukan gambaran susunan alat secara keseluruhan yang selanjutnya ditentukan komponen-komponen utama dan pendukung yang digunakan dan kemungkinan untuk disederhanakan baik untuk bentuk, biaya pembuatannya agar didapatkan susunan yang se-efisien dan se-efektif mungkin.

Adapun pembahasan Tugas Akhir ini dibagi menjadi beberapa bab sebagai berikut:


- BAB I **Pendahuluan**, yang memuat latar belakang, Rumusan Masalah, Tujuan, Batasan Masalah, Metodologi serta Sistematika Penulisan.
- BAB II **Teori Dasar**, berisi tentang teori penunjang yang berhubungan dengan biopotensial jantung dan semua sistem instrumentasi medika.
- BAB III **Perencanaan**, membahas tentang perencanaan dan pembuatan alat.
- BAB IV **Analisa dan Pengujian Alat**, berisikan tentang pengujian alat yang telah dibuat, pengoperasian dan spesifikasi alat.
- BAB V **Penutup**, yang berisi kesimpulan dan Saran.
-

BAB II

TEORI DASAR

2.1. Aktivitas Dalam Jantung

Jantung terdiri dari dua (2) bagian otot yang halus, yaitu *atrium* dan *ventricle*. Urutan dari sel-sel yang terdepolarisasi dalam jantung diperlihatkan pada gambar di bawah ini :



Gambar 2.1 Depolarisasi Sel Dalam Jantung ²⁾

2.1.1. Sinuatrial (SA) Node

Simpul Sinuatrial berdenyut pada tempo dari 70 sampai 80 denyutan per-menit (*beat per-minute* : bpm) pada saat kondisi jantung tenang atau istirahat.

¹ Richard Aston, "Principles of Biomedical Instrumentation and Measurement", An Imprint of Macmillan Publishing Company, New York : 45

SA node biasanya yang menentukan detak jantung sehingga dapat dikatakan bahwa SA node adalah sebagai pemicu detak jantung¹⁾.

2.1.2. Atrioventricular (AV) Node


Simpul Atrioventricular berdenyut pada tempo 40 sampai 60 denyutan per-menit (*beat per-minute* : bpm), sedangkan *bundle branch* berisolasi pada 15 sampai 40 bpm. Depolarisasi (penyebaran) dari SA node tersebar melalui atrium dan sampai pada AV node sekitar 40ms. Karena rendahnya kecepatan sifat konduksi dari jaringan AV node sehingga membutuhkan waktu sekitar 110ms untuk depolarisasi untuk mencapai *bundle branch* yang disebut sebagai *purkinje system*²⁾. Kemudian ventrikel berkontraksi sehingga ventrikel yang kanan mendorong atau memaksa darah ke paru-paru, sedangkan ventrikel kiri mendorong darah ke pembuluh darah *aorta* dan berikutnya melalui sistim peredaran darah. Waktu pada saat jantung berkontraksi disebut *systole*, sedangkan pada saat jantung kembali pada keadaan tenangnya / kondisi istirahat disebut *diastole*³⁾. Dari kejadian - kejadian diatas inilah maka dapat diukur sinyal elektrokardiogramnya.

2.2. Biopotensial Pada Jantung

Pada saat *diastole*, ketika jantung dalam kondisi istirahat, seluruh sel terpolarisasi sehingga potensial didalam tiap sel adalah negatif jika dilihat dari luar sel. Biasanya depolarisasi terjadi pertama kali di SA node yang mengakibatkan bagian luar dari jaringan negatif jika dilihat dari dalam sel²⁾.

²⁾ Richard Aston, "Principles of Biomedical Instrumentation and Measurement", An Imprint of Macmillan Publishing Company, New York : 46

Hasil yang tidak setimbang ini dalam arus ion I menyebabkan tangan kiri (LA) terukur positif jika terukur dengan tangan kanan (RA), seperti yang diperlihatkan pada gambar dibawah :



Gambar 2.2 Arus Ionik Sebagai Sumber Dari Elektrokardiogram ³⁾

Dari proses yang terjadi pada gambar .a. inilah akan muncul *P - Wave*. Setelah sekitar 90ms, *atrium* secara penuh terdepolarisasi dan arus ion diukur dengan *lead I* menurun sampai nol. Depolarisasi kemudian lewat melalui jaringan otot simpul atrioventricular yang menyebabkan waktu tunda sekitar 110ms. Depolarisasi kemudian lewat melalui jaringan otot ventrikular yang kanan yang membuat menjadi lebih negatif jika dibandingkan dengan polarisasi yang diam pada jaringan otot ventrikular kiri seperti yang diperlihatkan pada gambar .b. sehingga arah dari I menyebabkan tegangan dari positif (+) dan negatif (-) dari LA ke RA yang disebut sebagai *R - Wave* ³⁾. Sedangkan sinyal *T - Wave* (gambar .c.) muncul dari repolarisasi dari jaringan otot ventrikel.

³⁾ Richard Aston, "Principles of Biomedical Instrumentation and Measurement". An Imprint of Macmillan Publishing Company, New York : 47

Bentuk gelombang dari elektrokardiografi secara lengkap digambarkan seperti gambar dibawah yang mana dikenal dengan gelombang P, Q, R, S, dan T.



Gambar 2.3 Gelombang Sinyal Elektrokardiografi ⁴⁾

Interval :

P-R Beginning of P-Wave to beginning of QRS complex.

S-T End of S-Wave to end of T-Wave.

Q-T Beginning of Q-Wave to end of T-Wave

Segment :

P-R End of P-Wave to beginning of Q-Wave.

S-T End of S-Wave to beginning of T-Wave.

Complex :

QRS Beginning of Q-Wave to end of S-Wave.


⁴ Richard Aston, "Principles of Biomedical Instrumentation and Measurement", An Imprint of Macmillan Publishing Company, New York : 48

Duration :

Average duration shown on drawing in second.


2.3. Biopotensial Amplifier

Elektrokardiograf terukur sebagai beda potensial diantara dua anggota tubuh. Jika digambarkan ekuivalennya maka beda potensial ini seperti ada dua sumber tegangan.



Gambar 2.4 Dua Potensial Berbeda Yang Terukur ECG

Sehingga dengan adanya dua sumber tegangan yang berbeda ini maka differensial amplifiernya adalah yang ideal untuk mengukur beda potensial ini dan sering kali dipakai untuk aplikasi instrumentasi medika. Suatu differensial amplifier sangatlah penting pada perancangan sistem penguat instrumentasi karena differensial amplifier dapat menghilangkan interferensi *Common Mode Voltage* (V_{cm}). Idealnya, jika kedua input differensial *amplifier* memiliki masukan yang sama maka outputnya cenderung mengarah menjadi nol, sehingga dengan demikian tegangan keluaran dari suatu differensial *amplifier* adalah penguatan dari selisih tegangan antara kedua input differensial *amplifier* (*inverting* dan *non inverting*).



Gambar 2.5 Simbol Differential Amplifier

Penulisan secara matematisnya untuk differensial ampliifiernya adalah :

$$V_{out} = A_d (V_{in2} - V_{in1}) \dots\dots\dots (2-1)$$

Dimana :

1. V_{in1} dan V_{in2} adalah tegangan input jika terukur terhadap ground.
2. V_{out} adalah tegangan output.
3. A_d adalah tegangan differensial gain.


Common mode voltage adalah apapun yang memiliki nilai yang sama pada semua input terminal differensial amplifier. Maksudnya adalah jika V_{in1} dan V_{in2} adalah *common mode voltage* (CMV), maka $V_{in1}=V_{in2}$, dan V_{out} -nya adalah nol. Sehingga tegangan output cenderung mengarah atau menjadi nol karena *common mode interference*. Differensial amplifier dapat diproduksi atau dibuat dalam bentuk rangkaian *Integrated Circuit* (IC) dengan biaya yang sangat murah sehingga hal ini memungkinkan untuk membuat suatu amplifier dengan *input impedance* yang sangat tinggi sehingga memungkinkan juga untuk membuat *gain amplifier* yang sangat tinggi pula. Semuanya ini dapat dibuat dengan dengan biaya yang murah jika kebutuhan untuk daya (*power requirement*) rendah dan kisaran frekwensi (*frequency range*) berada pada yang diperlukan untuk biopotensial amplifier sehingga menjadi ekonomis dan praktis untuk

mendefinisikan suatu differensial amplifier yang ideal sebagai suatu komponen untuk analisis rangkaiannya.

2.4. Analisis Operasional Amplifier (*Op- Amp*)

Amplifier yang digunakan sebagai ideal differensial amplifier bersama komponen-komponen R, L, C lainnya disebut *Operasional Amplifier* atau dikenal dengan singkatan *Op-Amp*. Kata "operasional" dipakai karena rangkaian-rangkaian ini membentuk suatu operasi-operasi matematik di tegangan masukannya. *Op-Amp* sebenarnya merupakan sebuah penguat tegangan DC differensial yang mana karakteristik idealnya didefinisikan sebagai berikut :

- Setiap *input*-nya memiliki impedansi yang tak terhingga, sehingga $Z = \infty$.
- Penguatan (*gain*) adalah tak terhingga, $A_d = 0$.
- Lebar pita yang tak terhingga (*infinite bandwidth*).
- Impedansi masukan yang tak terhingga (*infinite input impedance*)
- Impedansi keluaran sama dengan nol



Gambar 2.6 Simbol Op-Amp

Tegangan keluaran suatu *Op-Amp* (V_{out}) dapat dikatakan sebagai suatu nilai yang dalam bentuk fisik dan harus tetap terhingga, sehingga dapat dirumuskan :

$$V_{in1} = V_{in2} - \frac{V_{out}}{A_d} = \frac{V_{out}}{\infty} = 0 \dots\dots\dots (2-2)$$

Implikasinya yang dapat segera dilihat untuk asumsi yang ideal bahwa :
 $V_{in2} \approx V_{in1}$

Dengan demikian dikarenakan kedua impedansi masukan adalah tak terhingga (infinite) $I_1 \neq 0$ dan $I_2 \approx 0$ dan karena persamaan untuk tegangan keluaran :

$$V_{out} = A_d (V_{in2} - V_{in1}) \dots\dots\dots (2-3)$$

dapat dianggap suatu yang benar, tegangan keluaran V_{out} tetap konstan jika dilihat dari beban yang dihubungkan, sehingga dapat diambil kesimpulan bahwa differensial amplifier yang ideal mempunyai impedansi keluaran = 0.


$$Z_{out} = 0$$

Ada beberapa aturan yang berhubungan dengan gambar 2-7, yaitu :

$$\text{Aturan \#1} \quad V_1 \approx V_2$$

$$\text{Aturan \#2} \quad I_1 \neq 0, I_2 \approx 0$$

Aturan-aturan ini adalah tambahan untuk hukum kirchoff untuk tegangan dan arus (Kirchoff Voltage Law-KVL dan Kirchoff Current Law-KCL), dengan hukum dimana $V = I \cdot R$ untuk komponen-komponen R, L, dan C yang semuanya dibutuhkan untuk menganalisa setiap jaringan yang mengandung komponen-komponen ideal



Gambar 2.7 Suatu Op Amp Yang Dibebani Dengan Impedansi Z_L ⁵⁾

Gambar diatas memperlihatkan Op-Amp yang sederhana yang dianalisa dengan menggunakan aturan-aturan #1 dan #2.

Z_i dan Z_f pada gambar adalah impedansi yang kompleks karena V_2 dihubungkan ke ground, $V_2 = 0$, dan dengan melihat aturan #1 maka $V_1 = 0$.

Dengan menggunakan KCL pada simpul 1 maka dapat ditulis :

$$I_{IN} = I_F + I_L$$

Dan dengan aturan #2, $I_1 = 0$, sehingga :

$$I_{IN} = I_F$$

Maka dengan menambahkan hukum Ohm ke cabang inputnya :

$$\frac{V_s - V_1}{Z_i} = I_{IN} = -\frac{V_s}{Z_i} \dots\dots\dots (2-4)$$

Karena $V_1 = 0$, maka hukum Ohm dipakai untuk cabang umpan baliknya sehingga :

$$\frac{V_s - V_{out}}{Z_i} = I_F = -\frac{V_{out}}{Z_i} \dots\dots\dots (2-5)$$

Kombinasi dengan persamaan 2-4 maka dapat dituliskan :

⁵⁾ Richard Aston, "Principles of Biomedical Instrumentation and Measurement", An Imprint of

$$\frac{V_s}{Z_i} = - \frac{V_{out}}{Z_f} \dots\dots\dots (2-6)$$

Voltage gain A dari rangkaian diatas adalah $A = - \frac{V_{out}}{V_s}$

$$A = - \frac{Z_f}{Z_i} \dots\dots\dots (2-7)$$

Impedansi input dari amplifier ini, Z_{IN} di definisikan :

$$Z_{IN} = \frac{V_s}{I_{IN}} \dots\dots\dots (2-8)$$

Dari persamaan 2-4 didapatkan :

$$\frac{I_{IN} \cdot Z_i}{I_{IN}} = Z_{IN} = Z_i \dots\dots\dots (2-9)$$

Pada gambar 2.6 terlihat bahwa *Op-Amp* memiliki dua masukan, yaitu masukan non-inversi atau disebut juga masukan tak membalik (+) dan masukan inversi (-) atau disebut juga membalik (-). Perbedaan antara kedua masukan *Op-Amp* tersebut dapat dijelaskan sebagai berikut :


- Jika sinyal melalui non-inversi / tak membalik maka keluarannya akan sefase (*in phase*) dengan masukannya, sehingga jika masukannya positif maka keluarannya juga positif⁶⁾.
- Jika sinyal melalui masukan inversi / membalik maka keluarannya berbeda fasa 180° (*out of phase by 180°*) atau keluarannya negatif, demikian juga sebaliknya⁶⁾.

⁶⁾"Penapis Aktif Elektronika", Teori dan Praktek, Hal : 4

Yang sangat penting dari susunan *Op-amp* differensial amplifier adalah susunan-susunan kombinasi inversi dan non inversi yang memiliki suatu karakteristik unik pada rangkaianannya itu sendiri. Pada saat menguatkan sinyal bioelektrik dari *ECG*, rangkaian penguat differensial dapat *me-reject* interferensi sinyal frekwensi 60Hz. Biasanya *Op-amp* diberi catu daya (*power supply*) dengan polaritas ganda atau simetris dengan kisaran $\pm 5V$ sampai $\pm 18V$. Namun ada juga yang diberi catu daya tunggal atau *single supply* dengan kisaran 1.5V sampai 32V.

2.4.1 Penguat Inversi (*Inverting Amplifier*)

Seperti yang sudah dijelaskan diatas bahwa apabila pada suatu penguat inversi diberikan sinyal masukan positif maka keluarannya akan negatif karena penguatan inversinya adalah penguatan yang membalik yang mana keluarannya berbalik fasa 180° dengan masukannya ⁵⁾.



Gambar 2.8 Rangkaian Penguat Inversi ⁵⁾

Keterangan gambar :

- R_i : Resistor masukan

- R_f : Resistor umpan balik

Pada rangkaian penguat inversi, masukan positif dihubungkan dengan *ground* atau *common ground*, sedangkan masukan negatifnya digunakan sebagai masukan sinyal yang akan dikuatkan.

Dari gambar diatas didapatkan persamaan tegangan output (V_o) :

$$\frac{V_o}{R_i} = - \frac{V_o}{R_f} \triangleright \frac{V_o}{V_i} = - \frac{R_f}{R_i} \dots\dots\dots (2-10)$$

Sehingga ;

$$V_o = - \frac{R_f}{R_i} V_i \dots\dots\dots (2-11)$$


Sedangkan penguatannya (*gain*) :

$$A = \frac{V_o}{V_i} = - \frac{R_f}{R_i} \dots\dots\dots (2-12)$$

2.4.2 Penguat Non-Inversi (*Non-inverting Amplifier*)

Prinsip rangkaian penguat non-inversi (tak membalik) merupakan kebalikan dari penguat inversi sehingga konstruksi rangkaianannya pun juga berbeda. Dari gambar dibawah dapat disimpulkan bahwa penguat non-inversi menggunakan prinsip pembagi tegangan (*voltage divider*) sehingga dapat dituliskan persamaan tegangan output (V_o)⁷⁾ :

⁷⁾ "Penapis Aktif Elektronika", Teori dan Praktek. Hal : 4



Gambar 2.9 Rangkaian Penguat Non-Inversi (Tak Membalik)⁷¹

$$V_i = \frac{R_i V_o}{R_i + R_f} \dots\dots\dots (2-13)$$

$$\frac{V_o}{V_i} = \frac{R_i + R_f}{R_i} \dots\dots\dots (2-14)$$

Sehingga ;

$$V_o = 1 + \frac{R_f}{R_i} V_i \dots\dots\dots (2-15)$$

Sedangkan penguatannya (*gain*) :

$$A = \frac{V_o}{V_i} = 1 + \frac{R_f}{R_i} \dots\dots\dots (2-16)$$


2.4.3 Pengikut Tegangan (*Voltage Follower*)

Rangkaian pengikut tegangan kadang disebut juga sebagai rangkaian penyangga (*buffer amplifier*) dan memiliki fungsi yang sama seperti pengikut

⁷¹"Penapis Aktif Elektronika", Teori dan Praktek, Hal : 4

emiter (*emitter follower*) atau pengikut katoda (*cathode follower*)⁸⁾. Ciri-ciri rangkaian pengikut tegangan adalah :

- Memiliki impedansi masukan yang sangat tinggi ; (lebih dari $100k\Omega$).
- Memiliki impedansi keluaran yang sangat rendah ; (kurang dari 75Ω).



Gambar 2.10 Rangkaian Pengikut Tegangan⁸⁾

Jika dibandingkan dengan rangkaian penguat non inversi (gambar 2-11) maka rangkaian pengikut tegangan adalah sama, dengan $R_i = \infty$ dan $R_f = 0$.

Dengan demikian penguatan tegangan selalu $= 1$. Sinyal keluaran sama persis (identik) dengan sinyal masukan atau keluaran mengikuti masukan, sehingga $V_{in} = V_{out}$. Fungsi utama dari rangkaian pengikut tegangan adalah sebagai penyangga atau mengisolasi beban dari sumber⁹⁾.

2.5 Rangkaian Penapis (Filter)


Rangkaian penapis (*filter*) adalah sebuah rangkaian yang dapat melewatkan atau meloloskan sinyal dan menahan sinyal yang tidak diinginkan pada frekwensi tertentu. Rangkaian penapis ada dua jenis, yaitu penapis analog dan penapis digital, sedangkan penapis analog itu sendiri ada dua macam tipe, yaitu penapis aktif dan penapis pasif. Rangkaian penapis aktif maupun pasif

memiliki karakteristik sinyal yang sama hanya saja pada penapis aktif terdapat penguatan *passband*-nya. Ini dikarenakan penapis aktif menggunakan komponen aktif sebagai pembangun dasarnya yang mana dalam hal ini komponen aktif tersebut adalah IC *Op-Amp*.

Penapis digital sangat berbeda dengan rangkaian elektronik digital atau program komputer yang memroses sinyal untuk melaksanakan fungsi yang serupa seperti pada penapis analog. Tidak seperti penapis analog, penapis digital beroperasi berdasarkan jumlah nomor urutan yang lebih baik pada suatu gelombang kontinyu⁹⁾. Namun dalam penulisan skripsi ini tidak akan membahas penapis digital karena pada perencanaan alatnya tidak menggunakan *digital filter*.

2.5.1 Low Pass Filter

Rangkaian *low pass filter* adalah rangkaian filter yang meloloskan sinyal dengan frekwensi dibawah *frekwensi cutoff* dan menahan sinyal sinyal diatas *frekwensi cutoff*. Ada bermacam-macam rangkaian *low pass filter*, tetapi karakteristik maupun fungsinya adalah sama. Pada rangkaian *low pass filter* aktif memiliki penguatan yang disebut penguatan *passband*¹⁰⁾.



Gambar 2.11 Kurva karakteristik *low pass filter*¹⁰⁾

Keterangan :

⁹⁾ Willis J. Thompskin and John G. Wester, "Design of Micro Computer Based Medical Instrumentation", Prentice HALL, New Jersey : 99

¹⁰⁾ "Penapis Aktif Elektronika", Teori dan Praktek, Hal : 27

$$\frac{V_o}{V_i} \text{ (dB)} = \text{Tanggapan amplitudo}$$

$$\omega_c = \frac{1}{\tau} = \frac{1}{RC} \quad (\text{dalam radian per second})$$

Persamaan equivalennya :

f_{co} = frekwensi cuttof

$$f_{co} = \frac{1}{2\pi RC} \quad \dots\dots\dots (2-17)$$

Sedangkan penguatan *passband*-nya adalah :


$$\text{dB} = -20 \log_{10} \frac{V_o}{V_i} \quad \dots\dots\dots (2-18)$$

Jika $V_o > V_i$, maka terjadi penguatan karena nilainya positif.

Jika $V_o < V_i$, maka terjadi pelemahan (*atenuasi*) karena nilainya negatif.

2.5.2 High Pass Filter

High pass filter merupakan kebalikan dari *low pass filter* yang mana pada rangkaian ini akan meloloskan sinyal dengan frekwensi diatas frekwensi *cutoff*.



Gambar 2.12 Kurva karakteristik *high pass filter*¹¹⁾

¹¹⁾ "Penapis Aktif Elektronika", Teori dan Praktek, Hal : 32

Selain dapat meloloskan sinyal pada frekwensi tertentu, *high pass filter* juga dapat memblokir sinyal DC yang lewat baik yang berasal dari noise sinyal tegangan yang akan di filter maupun yang berasal dari keluaran *Op-amp* itu sendiri. Seperti halnya *low pass filter* maka pada *high pass filter* pun juga menggunakan persamaan :

$$f_c = \frac{1}{2\pi RC} \dots\dots\dots (2-19)$$

Sedangkan penguatan *passband*-nya adalah :

$$dB = -20 \log_{10} \frac{V_o}{V_i} \dots\dots\dots (2-20)$$

Jika $V_o > V_i$, maka terjadi penguatan karena nilainya positif.

Jika $V_o < V_i$, maka terjadi pelemahan (*atenuasi*) karena nilainya negatif.

2.5.3 Band Pass Filter

Band pass filter merupakan gabungan antara *high pass filter* dan *low pass filter*. Dari gabungan dua filter ini akan meloloskan sinyal-sinyal dengan frekwensi antara (*high pass filter* dan *low pass filter* = *median frequency*) dan menahan frekwensi dibawah dan median tersebut. Untuk filter jenis ini dikenal dengan istilah frekwensi tengah (f_o) dan lebar pita (*bandwidht* = BW) dengan pengertian sebagai berikut :

- Frekwensi tengah merupakan titik munculnya penguatan tegangan paling besar atau maksimum¹²⁾.

¹²⁾ "Penulis Aktif Elektronika", Teori dan Praktek, Hal : 33

- Lebar pita dari suatu *band pass filter* adalah perbedaan antara frekwensi atas (F_H) dan frekwensi bawah (F_L) dibawah penguatan tegangannya, yaitu 0,707 kali dari nilai maksimum atau 3dB lebih rendah dari penguatan tegangan frekwensi tengah atau ¹²⁾ :

$$BW = F_H - F_L \dots\dots\dots (2-21)$$

Karena semua tanggapan frekwensi digambar dengan skala log, maka terlihat bahwa seolah-olah band pass filter simetri pada frekwensi tengahnya.

Sehingga jika ada yang menyimpulkan bahwa f_o adalah ditengah-tengah F_H dan F_L , maka hal tersebut adalah salah. Ternyata frekwensi tengah (f_o) sama dengan rata-rata geometrik atau dapat dituliskan sebagai berikut :

$$f_o = 0,5(F_H \cdot F_L) \dots\dots\dots (2-22)$$

Lebar pita (BW) dan frekwensi tengah (f_o) memiliki hubungan satu sama lainnya dengan faktor kualitas (Q), sehingga :

$$Q = \frac{f_o}{BW} \dots\dots\dots (2-23)$$

$$Q = \frac{f_o}{F_H - F_L} \dots\dots\dots (2-24)$$

Sedangkan untuk frekwensi *cutoff* dirumuskan :


$$f_{c_o} = \frac{1}{2\pi RC} \dots\dots\dots (2-25)$$

Persamaan ini berlaku untuk frekwensi atas maupun frekwensi bawah.

Dalam perancangan elektrokardiograf (EKG) *band pass filter* digunakan untuk mendapatkan range sinyal EKG yang diinginkan yang mana nantinya untuk

¹²⁾ "Penapis Aktif Elektronika", Teori dan Praktek, Hal : 33

frekwensi bawahnya (F_L) berkisar 0,16Hz dan untuk frekwensi atasnya (F_H) berkisar 234Hz.




Gambar 2.13 Karakteristik Band Pass Filter¹²⁾

2.5.4 Band Reject Filter

Band Reject Filter merupakan kebalikan dari *band pass filter*. Dari gambar karakteristiknya terlihat bahwa filter ini akan menahan sinyal-sinyal dengan frekwensi antara/median dan akan meneruskan sinyal-sinyal dengan frekwensi dibawah dan diatas frekwensi antara. Definisi lebar pita (BW) sama seperti pada *band pass filter*. Demikian juga dengan frekwensi atas (F_H) dan frekwensi bawah (F_L) sama dengan yang ada pada *band pass filter*. Banyak sekali jenis notch filter yang digunakan dalam perancangan instrumentasi elektronika. *Notch filter* disebut juga *band stop filter* atau *band reject filter* atau *band elimination*. Dalam perancangan instrumentasi bioelektrik *notch filter* digunakan untuk menekan noise sinyal dengan frekwensi 50Hz yang berasal dari jala-jala listrik PLN.


¹²⁾ "Penapis Aktif Elektronika", Teori dan Praktek, Hal : 33



Gambar 2.16 Karakteristik *Band Reject Filter*

2.6 Instrumentasi Amplifier

Penguat instrumentasi adalah salah satu penguat yang paling bermanfaat, cermat, dan serba guna yang ada pada saat ini. Penguat ini dibuat dari tiga penguat dan tujuh tahanan. Untuk menyederhanakan analisis rangkaiannya, maka perlu diketahui bahwa sesungguhnya penguat instrumentasi dibuat dengan menghubungkan sebuah penguat penyangga (*buffer amplifier*) ke sebuah penguat differensial dasar. Suatu *Op-Amp* differensial amplifier memiliki input impedansi yang rendah yang mana dapat terpenuhi untuk sumber impedansi yang rendah seperti sebuah rangkaian jembatan pada strain gage. Tetapi sayangnya hal itu tidak dapat terpenuhi apabila sumber impedansi yang tinggi. Solusi yang dapat mengatasi masalah ini adalah dengan membuat rangkaian penguat instrumentasi seperti yang ditunjukkan pada gambar dibawah.



Gambar 2.15 Rangkaian Penguat Instrumentasi

Pada gambar diatas dapat dilihat bahwa V_3 dan V_4 adalah tegangan keluaran dari penguat penyangga yang dikerjakan oleh *Op-amp* A_1 dan A_2 , yang mana besarnya V_3 dan V_4 dapat dihitung dengan asumsi $V_3 = V_4$ yang mengakibatkan penguatannya selalu 1, sehingga :

$$V_{3,4} = (V_2 - V_1) \left(1 + \frac{2R}{R_{\text{gain}}} \right) \dots \dots \dots (2-26)$$

Sedangkan penguatannya adalah :

$$A = 1 + \frac{2R}{R_{\text{gain}}} \dots \dots \dots (2-27)$$

Rangkaian penyangga diatas bekerja seperti *impedance converter* karena sinyal masukannya adalah sinyal AC yang mana disitu terdapat suatu impedansi Z yang rendah yang bila diberi beban akan mengalami tegangan drop/hilang sehingga dengan melewati sinyal tersebut pada rangkaian penyangga maka impedansi

sinyal masukan akan menjadi tinggi dan tidak akan terjadi drop/hilang bila diberi beban.

Oleh karena penguat differensial ini adalah penguatan bersama yang mana terdapat dua masukan yang dikuatkan secara bersama-sama sehingga ada dua penguatan yang mana perhitungannya adalah :

$$1. \text{ Penguatan } non\text{-inverting} \approx \Rightarrow A = 1 + \frac{R_f}{R_i} \dots\dots\dots (2-28)$$

$$\text{Tegangan keluaran } non\text{-inverting} \approx \Rightarrow V_o = V_3 \left(1 + \frac{R_f}{R_i}\right) \dots\dots (2-29)$$

$$2. \text{ Penguatan } inverting \approx \Rightarrow A = -\frac{R_f}{R_i} \dots\dots\dots (2-30)$$

$$\text{Tegangan keluaran } inverting \approx \Rightarrow V_o = V_4 \left(-\frac{R_f}{R_i}\right) \dots\dots\dots (2-31)$$

2.7 Transduser

Transduser dalam instrumentasi medis adalah sangat penting karena mereka mengalami kontak langsung dengan pasien. Pada sebagian besar kasus, fungsi transduser untuk mengkonversi suatu parameter fisiologis yang dapat berupa suatu potensial lemah, tekanan, tingkatan aliran suatu fluida, temperatur, konsentrasi zat kimia dan jarak kedalam tegangan. Tegangan ini harus cukup besar untuk di analisa dan diproses oleh perangkat elektronik.

Berdasarkan dengan jenisnya transduser dapat dikelompokkan menjadi dua macam antara lain:

1. Transduser Pasif.

Transduser ini ini tidak dapat menghasilkan tegangan sendiri tetapi dapat menghasilkan perubahan nilai resistansi, kapasitansi, atau induktansi apabila mengalami perubahan kondisi sekeliling.


Jika transduser ini mengalami perubahan kondisi pada lingkungan sekelilingnya maka nilai resistnsinya akan berubah. Perubahan ini selanjutnya menyebabkan perubahan besar tegangan atau kuat arus yang dihasilkan trnsduser. Perubahan ini dapat bernilai positif (nilai resistansi bertambah) berarti tegangannya juga meningkat atau negatif (nilai resistansi berkurang) berarti tegangannya berkurang. Perubahan tegangan inilah yang dimanfaatkan untuk mengetahui keadaan yang ingin diukur.

2. Transduser Aktif.

Transducer ini tidak memerlukan catu daya eksternal. Transducer ini malah dapat menghasilkan energi listrik.


2.7.1 Prinsip Kerja Elektroda

Untuk dapat memahami prinsip kerja elektrode permukaan metal elektrolit maka kita perhatikan gambar 2-21. Potensial elektrode metal dibentuk oleh elektron-elektron yang meninggalkan cairan elektrolit dan masuk ke plat metal, peninggalan muatan elektron-elektron tersebut bervariasi seperti fungsi suatu posisi. Distribusi muatan ini serupa pada distribusi muatan pada kapasitor yang mana positif pada permukaan yang satu dan negatif pada permukaan yang lain¹³⁾.



Gambar 2.16 Distribusi Muatan Pada Elektroda Permukaan¹³⁾

Oleh karena itu, rangkaian ekuivalen listrik untuk hubungan ini mengandung kapasitor, C_d . Distribusi muatan elektron-elektron ini juga menyebabkan suatu potensial listrik yang disebut *half-cell potential* (E_{hc}). Resistansi bocor R_d muncul diseborang ekuivalen kapasitansi. Sebuah resistansi seri pada rangkaian ekuivalen R_s mengakibatkan aliran cairan elektrolit pada keseimbangan muatan¹³⁾. Rangkaian ekuivalen untuk elektroda permukaan ditunjukkan gambar dibawah :



- E_{hc} - half-cell potential
- C_d - electrode capacitance
- R_d - leakage resistance
- R_s - Series electrolyte and skin resistance

Gambar 2.17 Rangkaian Ekuivalen Elektroda Permukaan¹⁴⁾

Impedansi elektrode pada rangkaian ekuivalen diatas diberikan oleh rumus untuk kombinasi impedansi, seperti berikut:

¹³ Richard Aston, "Principles of Biomedical Instrumentation and Measurement", An Imprint of Macmillan Publishing Company, New York : 92

¹⁴ Richard Aston, "Principles of Biomedical Instrumentation and Measurement", An Imprint of

$$Z = R_s + \frac{\frac{R_d}{j2\pi f C_d}}{R_d + \frac{1}{j\pi f C_d}}$$

Dari rumus diatas dapat di sederhanakan, sehingga :

$$Z = R_s + \frac{R_d}{1 + j2\pi f C_d R_d}$$

Rumusan impedansi ini memberikan suatu uraian yang tepat tentang perilaku listrik pada elektroda permukaan. Hal ini sangat penting untuk dicatat bahwa suatu impedansi adalah fungsi dari frekwensi.


2.7.2 Elektroda Disposabel

Elektroda adalah transduser yang biasa digunakan pada sebuah instrumen amplifier bioelektrik. Elektroda bekerja dengan cara menarik potensial ion-ion tubuh melalui permukaan tubuh dan mengubah potensial ion-ion tersebut menjadi sinyal tegangan yang nantinya akan dikuatkan oleh rangkaian penguat instrumentasi. Suatu elektroda sebenarnya adalah transduser yang mengkopel potensial tegangan pada permukaan tubuh ke suatu perangkat elektronik (*instrument amplifier*) yang mana potensial pada tubuh berkisar antara $1\mu\text{V}$ untuk tengkorak atas, 1mV untuk bagian lengan dan 0.1V untuk bagian *exposed viscera*¹⁵.

Pemakaian elektroda ada yang menembus kulit (*invasive*) seperti elektroda jarum dan ada elektroda permukaan yang tidak menembus kulit (*non invasive*). Jenis elektroda yang terakhir ini sering dipakai dalam lingkungan klinis karena memiliki resiko yang kecil seperti resiko infeksi penyakit maupun infeksi

¹⁵ Richard Aston, "Principles of Biomedical Instrumentation and Measurement", An Imprint of Macmillan Publishing Company, New York : 89

akibat pemakaian elektroda itu sendiri. Permukaan elektroda ada yang terdiri dari plat metal yang dilapisi oleh cairan elektrolit atau berupa suatu plat metal yang terpisah dari permukaan tubuh oleh suatu insulator yang mana fungsinya menyerupai sebuah pengkopel³⁾. Dalam perancangan akuisisi dan pemrosesan sinyal elektrokardiograf ini menggunakan elektroda *disposable*. Pemakaian elektroda ini ada yang direkatkan atau ditempelkan pada permukaan tubuh seperti stiker dan ada pula yang menggunakan penjepit/klip. Biasanya elektroda *disposable* yang direkatkan seperti stiker hanya dapat digunakan untuk sekali pemakaian saja karena perekatnya tidak tahan lama.



Gambar 2.18 a. Elektroda Disposabel Dengan Penjepit
b. Elektroda Disposabel Dengan Perekat

2.8 Rangkaian Matrik LED

Terdapat banyak contoh dari penggunaan sistem matriks misalnya untuk menampilkan karakter-karakter, penggunaan pada tampilan layar CRT dan pada printer dot matrik. Beberapa tampilan informasi komersial menggunakan karakter matrik, dengan penambahan berupa lampu-lampu, tanda baca dan grafik-grafik.

Dalam perancangan Elektrokardiograf (*ECG*) ini rangkaian matrik LED digunakan sebagai penampil sinyal Elektrokardiografi pengganti osiloskop karena dengan penggunaan matrik LED memungkinkan untuk membuat suatu perangkat *ECG* secara portabel ¹⁶⁾.

Umumnya semua matrik LED harus menggunakan sistem *scan form* untuk melengkapi tampilannya, untuk menghindari arus berlebihan. Faktor penyebab lainnya apabila LED tersebut menggunakan sistem *scan form* adalah dapat dikurangi jumlah port keluarannya. Pada saat LED-nya berjalan dalam sistem ini maka keseluruhan LED akan disapu secara bergantian dan sebenarnya semua LED mengalami saat padam dan saat nyala secara periodik akan tetapi mata manusia tidak dapat menangkap kedipan tersebut karena kecepatannya atau disebut fenomena optik. Pada saat terjadi *scan* maka hanya satu kolom saja yang akan diaktifkan pada suatu saat. Untuk dapat menampilkan secara lengkap maka *scan* tersebut harus diulang secara terus menerus secara bergantian dengan kecepatan tertentu, inilah yang disebut proses *scanning* ¹⁶⁾.

Waktu *scanning* adalah waktu yang diperlukan untuk satu kali *scanning* bersama-sama antara data yang sinkron dengan sinyal scan, sehingga pada tampilan matrik LED akan tampak suatu karakter yang dimaksud. Namun penggunaan matrik LED dalam perancangan ECG tidak digunakan untuk menampilkan suatu karakter melainkan suatu garis-garis yang membentuk gelombang secara kontinyu yang pada dasarnya gelombang tersebut sudah di proses oleh rangkaian penguat instrumentasi. Dengan waktu scan yang sangat cepat maka terlihat nyala LED yang konstan akan tetapi waktu tunda juga

¹⁶⁾ Buku Laporan Praktikum Mikroprosesor. Lab. Elka Digital. ITN Malang

diperlukan untuk setiap satu sinyal tersebut pada saat scanning agar LED tersebut dapat menyala dalam jangka waktu tertentu ¹⁶⁾.


BAB III

PERANCANGAN DAN PEMBUATAN ALAT

Dalam bab ini akan dijelaskan mengenai perancangan dan pembuatan alat peng-akuisisi dan pemrosesan sinyal elektrokardiografi secara portabel dengan tampilan matrik LED. Dalam perancangan ini hanya membahas hardware dan tidak membahas software karena tidak menggunakan komponen – komponen elektronik yang mendukung pemakaian software.

3.1 Perancangan Alat

Perancangan alat yang akan dibuat ini dapat digambarkan secara blok diagram yang ditunjukkan oleh gambar dibawah.



Gambar 3.1 Blok Diagram Elektrokardiograf (EKG)

Keterangan Blok Diagram :


1. Elektrode. Berfungsi sebagai sensor yang bekerja dengan cara merubah potensial ionik akibat gerakan jantung melalui permukaan tubuh menjadi sinyal listrik yang berupa tegangan.

2. **HPF filter.** Rangkaian HPF berfungsi untuk menghilangkan atau memblokir sinyal DC.
 3. **Instrument Amplifier (IA).** Rangkaian ini merupakan rangkaian utama yang terdiri dari rangkaian *Impedance Converter* dan *Differential Amplifier*. *Impedance converter* berfungsi seperti *buffer amplifier* yang mana memiliki impedansi input yang sangat tinggi sehingga dapat mengukur biopotensial jantung tanpa membebani tegangan yang diukur. *Differential amplifier* berfungsi untuk mengambil dan menguatkan sinyal EKG dengan cara mengukur selisih tegangan antara dua sisi tubuh serta menghilangkan interferensi tegangan mode bersama (*common mode voltage*).
 4. **Low Pass Filter.** Rangkaian ini berfungsi untuk membatasi frekwensi tinggi dan menahan frekwensi diatas frekwensi *cutoff*
 5. **Band Reject Filter.** Rangkaian filter ini berfungsi untuk mereduksi/menekan noise dari frekwensi 50/60 Hz yang berasal dari jala-jala PLN.
 6. **Rangkaian Matrik LED.** Blok ini terdiri rangkaian Matrik LED yang berfungsi untuk menggerakkan matrik LED secara bergantian sehingga dapat menampilkan data yang diinginkan (*output* dari IA). Matrik LED yang di gunakan adalah Matrik LED 20x10.
-

3.1.1. Perancangan *High Pass Filter*

Hal-hal yang mungkin perlu diperhatikan pada perancangan ini bahwa selain masukkan sinyal AC 1mV terdapat juga masukkan sinyal DC dari potensial offset elektroda yang besarnya sekitar $\pm 400\text{mV}$ dan noise elektroda yang menghasilkan frekwensi rendah 0,16Hz. Oleh karena terdapat juga sinyal masukkan DC dari potensial offset elektroda yang lebih besar dari sinyal bioelektrik jantung yang mana mungkin akan menyebabkan keluaran Op-Amp terjadi saturasi maka sinyal DC tersebut harus diblok/dibuang dengan menggunakan rangkaian *High Pass Filter (HPF)* dengan nilai R yang harus besar untuk menjaga arus DC kembali.

Dengan asumsi bahwa nilai R adalah 10M dan $C1 = C2 = C$ maka rangkaian hasil perancangan HPF seperti gambar dibawah ini :



Gambar 3.2 Hasil Perancangan HPF Untuk *Input Instrument Amplifier*

Dari gambar diatas dapat dicari nilai kapasitor pengkopelnya dengan rumus :

$$f_c = \frac{1}{2\pi RC}$$

Sehingga,

$$C = \frac{1}{2\pi f_c R}$$


$$C = \frac{1}{2\pi \cdot 0,16\text{Hz} \cdot 10\text{M}}$$

$$C = 0,1\mu\text{F}$$

3.1.2 IC Instrumentasi Amplifier AD620AN

CONNECTION DIAGRAM

8-Lead Plastic Mini-DIP (N), Cerdip (Q)
and SOIC (R) Packages




Gambar 3.3 Pin – pin IC AD620AN

AD620AN adalah IC monolitik yang dirancang khusus untuk melakukan tugas sebagai penguat instrumentasi yang presisi dan akurasi tinggi. Selain harganya cukup murah dan juga memiliki akurasi yang tinggi yang mana hanya membutuhkan eksternal resistor untuk penguatan 1 – 1000 kali dan memiliki

performa yang lebih baik daripada penguat instrumentasi 3 Op-Amp biasa. Beberapa kelebihan lain yang dimiliki IC IA AD620AN adalah memiliki noise yang rendah, arus bias input rendah dan konsumsi daya yang rendah (suplai arus maks 1,3mA) sehingga memungkinkan untuk membuat perangkat sistem akuisisi yang presisi seperti aplikasi medika (ECG, EEG, EMG, EOG dan pengukur tekanan darah) secara portabel dengan menggunakan baterai sebagai catu daya.

Oleh karena AD620AN adalah IC penguat instrumentasi maka dalam perancangan ini tidak perlu membuat rangkaian penguat instrumentasi biasa karena IC AD620AN telah dirancang khusus sebagai penguat instrumentasi dengan dasar rangkaian penguat instrumentasi klasik 3 Op-Amp.



Gambar 3.4 Skematik Sederhana IC AD620AN

Pada gambar diatas, diketahui dalam data sheet AD620 bahwa resistor internal R1 dan R2 sudah di set dengan nilai 24,7K Ohm, sehingga penguatan

pada buffer ditentukan dengan memberikan nilai R_G dengan perhitungan rumus sebagai berikut :

$$\text{Gain} = 1 + \frac{49,4K}{R_G}$$

$$R_G = \frac{49,4K}{\text{Gain} - 1}$$


Untuk pedoman perancangan penguat instrumentasi dengan menggunakan AD620AN maka harus memperhatikan juga tabel yang telah diberikan produsen didalam data sheet AD620AN untuk menentukan nilai R_G pada penguatan yang diperlukan, seperti tabel berikut dibawah ini :

Tabel 3.1 Nilai R_G dan Penguatannya Yang Disarankan Produsen AD620AN

1% Std Table Value of $R_{1,1}$ (Ω)	Calculated Gain	0,1% Std Table Value of $R_{1,1}$ (Ω)	Calculated Gain
49,9 k	1,990	49,3 k	2,002
12,4 k	4,984	12,4 k	4,984
5,49 k	9,998	5,49 k	9,998
2,61 k	19,93	2,61 k	19,93
1,00 k	50,40	1,01 k	49,91
499	100,0	499	100,0
249	199,4	249	199,4
100	495,0	98,8	501,0
49,0	991,0	49,3	1,003

Adapun skema rangkaian hasil perancangan penguat instrumentasi ditunjukkan


oleh gambar dibawah :



Gambar 3.5 Rangkaian Hasil Perancangan Penguat Instrumentasi

3.1.3. Low Pass Filter

Low Pass Filter dirancang untuk mendapatkan frekwensi *cutoff* (f_c) atas dan menahan frekwensi diatas frekwensi *cutoff* tersebut. Rangkaian filter ini dirancang berdasarkan rangkaian *Sallen-Key Low Pass Filter* agar didapatkan landaian yang tajam dan *noise* yang lebih rendah



Gambar 3.6 Hasil Perancangan *Sallen-Key Low Pass Filter*

Untuk nilai komponen-komponen rangkaian diatas, $R_1 = R_2$; $C_1 = 2C_2$, sehingga dengan menetapkan nilai $R_1 = 10K$ dan nilai $C_2 = 56nF$ dan $C_3 = 112nF$ maka frekwensi *cutoff*-nya dapat dihitung dengan rumus :

$$f_c = \frac{1}{2\pi \sqrt{R_1 \cdot R_2 \cdot C_1 \cdot C_2}}$$

$$f_c = \frac{1}{2\pi \sqrt{R_1 \cdot R_2 \cdot C_1 \cdot C_2}}$$


$$f_c = \frac{1}{6,28 \sqrt{10K \cdot 10K \cdot 56nF \cdot 112nF}}$$

$$f_c = 201\text{Hz} = 200\text{Hz}$$

Dengan demikian dari rangkaian *high pass filter* yang telah dirancang sebelumnya maka rangkaian ECG ini memiliki *bandwidth* 0,16Hz – 200Hz.

3.1.4. *Band Reject Filter*

Sering kali pada saat menguji suatu alat elektronik muncul sinyal yang tidak diinginkan yang berasal dari jala-jala listrik PLN dengan frekwensi 50Hz, sehingga sinyal yang akan diukur bercampur dengan sinyal 50Hz. Meskipun sumber daya dari rangkaian elektronik yang digunakan menggunakan baterai namun interferensi frekwensi 50Hz ada dimana-mana tanpa kita sadari, terutama jika berdekatan dengan jala-jala listrik PLN. Rangkaian *Band Reject Filter* berfungsi untuk menekan *noise* frekwensi 50Hz yang berasal dari jala-jala PLN tersebut tanpa mengganggu bentuk gelombang sinyal ECG yang mempunyai range frekwensi hingga diatas 100Hz. Rangkaian *Band Reject Filter* dapat dibuat dengan rangkaian jembatan R dan C untuk mendapatkan frekwensi *null*-nya yang nantinya menggunakan sebuah *differensial amplifier* untuk mengukur frekwensi *null* tersebut. Adapun rangkaian dari *Band Reject Filter* hasil perancangan ditunjukkan pada gambar dibawah :



Gambar 3.7 Hasil Perancangan Rangkaian *Band Reject Filter*

Dari gambar diatas dapat dihitung frekwensi null-nya dengan rumus :

$$F_N = \frac{1}{2\pi R_3 C_1}$$

Dimana :

$$R_3 = R_4, C_1 = C_2$$

$$R_2 = 0,5 R_1$$

Dengan asumsi bahwa nilai $R_1 = 20K$ maka $R_2 = 10K$ dan $C_1 = C_2 = 0,33\mu F$, sehingga dapat dicari nilai $R_3 = R_4$ dengan rumus diatas :

$$F_N = \frac{1}{2\pi R_3 C_1}$$

$$R_{3,4} = \frac{1}{2\pi F_N R_1}$$


$$R_{3,4} = \frac{1}{6,28.50Hz.0,33\mu F}$$

$$R_{3,4} = 9,65K$$


Untuk mendapatkan frekwensi null yang benar-benar pada 50Hz maka R3 dan R4 dibuat variabel agar dapat disetel frekwensinya (*adjustable frequency*). Penguatan rangkaian filter diatas adalah -1.

3.1.5. Rangkaian Matrik LED


Dalam perancangan dan pembuatan ECG ini, matrik LED digunakan untuk menampilkan sinyal ECG yang fungsinya layaknya *oscilloscope*. Maksudnya adalah bahwa alat yang hendak dirancang ini dapat dibuat secara portabel dan lebih sederhana. Agar dapat berfungsi dengan baik maka matrik LED digerakkan oleh 3 buah IC driver yang terdiri dari IC *10 Dot/Bar display driver* LM3914, *Decade counter 10 Decoded Output* HCF4017, dan *timmer* NE555. Konfigurasi dari kaki-kaki IC LM3914 dan HCF4017 digambarkan seperti gambar dibawah :



Gambar 3.8 Konfigurasi Pin-pin IC LM3914 dan IC HCF4017




Gambar 3.9 Konfigurasi Pin-pin IC NE555



Gambar 3.10 Blok Diagram Rangkaian Matrik LED

Adapun skema rangkaian osiloskop matrik LED secara lengkap digambarkan seperti gambar dibawah :



Gambar 3.11 Hasil Perancangan Osiloskop Matrik LED

Secara singkat dapat dijelaskan prinsip kerja dari rangkaian diatas bahwa setiap sinyal yang masuk melalui *probe* maka keluaran dari IC LM3914 akan memberikan level-level tegangan sinyal keluaran melalui pin 1-10 secara vertikal ke kaki anoda LED-LED. Resistor variabel (VR) 2K di setel untuk mengatur amplitudo sinyal. Kemudian level-level tegangan tadi akan di geser berurutan secara horizontal satu persatu oleh IC HCF4017 melalui kaki katode LED. Agar level-level tegangan tadi dapat dilihat maka matrik LED ini harus mengalami proses *scanning* secara kontinyu, sedangkan proses penggeseran dikendalikan oleh sebuah rangkaian *astable multivibrator* IC NE555 melalui pin *clock* IC HCF4017

Kecepatan *scanning* ini berpengaruh pada perubahan frekwensi osilasi dan dapat diatur dengan memutar resistor variabel 500K pada rangkaian *astabel*

multivibrator 555. Dengan demikian sinyal yang dimaksud akan dapat ditampilkan oleh matrik LED. Untuk menjaga agar rangkaian matrik LED tidak rusak karena arus masukan yang besar maka pada masukannya diseri dengan resistor 10K, selain itu resistor tersebut untuk memberi impedansi masukan yang dimaksudkan untuk mengurangi efek pembebanan. Rangkaian pembagi tegangan yang terhubung dengan resistor masukan akan menjaga agar sinyal masukan tetap berada didaerah positif. Rangkaian matrik LED ini memiliki resolusi yang rendah sehingga penampilan sinyal mungkin tidak sejelas osiloskop yang asli. Namun demikian didalam uji coba rangkaian ini mampu menampilkan sinyal hingga pada frekwensi 500Hz tanpa masalah berarti sehingga masih memungkinkan untuk dapat menampilkan sinyal ECG. Sesuai data sheet LM555 untuk rangkaian *astable multivibrator* maka VR 500K sebagai nilai R_A dan resistor 1K sebagai R_B dan nilai $C = 50nF$ sehingga frekwensi osilasi dapat dicari dengan rumus :

$$F = \frac{1,44}{(R_A + 2R_B)C}$$

Oleh karena nilai R_A dibuat variabel maka besarnya frekwensi osilasi sangat bergantung pada pengaturan nilai R_A tersebut.

BAB IV PENGUJIAN DAN ANALISA

Bab ini akan membahas pengukuran dan pengujian alat yang telah dibuat. Pengukuran dan pengujian dilakukan pada setiap blok-blok rangkaian ECG dan kemudian dianalisa.

4.1. Pengukuran Penguat Instrumentasi

Pengukuran penguat instrumentasi ini meliputi pengukuran *differential mode* (DM) dan pengukuran *common mode* (CM) serta mengetahui besarnya *common mode rejection ratio* (CMRR).

4.1.1. Tujuan

Pengukuran ini bertujuan apakah penguat instrumentasi bekerja sesuai yang diharapkan atau tidak


4.1.2. Peralatan Yang Digunakan

1. Multimeter
2. Catu daya DC simetris 6V
3. Rangkaian penguat instrumentasi
4. Injektor


4.1.3. Prosedur Pengukuran

1. Mengukur keluaran injektor
 2. Merangkai peralatan seperti pada gambar 4-1 sampai 4-4
 3. Mengamati keluaran penguat instrumentasi pada multimeter
-


4. Mencatat tegangan yang tertera pada multimeter




Gambar 4.1 Rangkaian Pengukuran *Differential Mode (DM)* Penguat Instrumentasi Dengan Masukkan + Diground



Gambar 4.2 Rangkaian Pengukuran *Differential Mode (DM)* Penguat Instrumentasi Dengan Masukkan - Diground



Gambar 4.3 Rangkaian Pengukuran Penguat Instrumentasi Tegangan Masukan Sama (*Common Mode (CM)*)



Gambar 4.4 Rangkaian Pengukuran Penguat Instrumentasi dengan 2 Masukan Terground (0V) (*Common Mode (CM)*)


4.1.4. Hasil Pengukuran

Hasil pengukuran penguat instrumentasi tertera pada tabel berikut ini :

Tabel 4.1 Hasil Pengukuran dan Pengujian Penguat Instrumentasi

$-V_1$ (mV)	$+V_2$ (mV)	GAIN (kali)	V_{out} Perhitungan (mV)	V_{out} Pengukuran (mV)
1	0	1000	1	-1.01*
1.5	0	1000	1.5	-1.51*
2	0	1000	2	-2.02*
2.3	0	1000	2.3	-2.33*
0	2.3	1000	2.3	2.34
0	2	1000	2	2.04
0	1.5	1000	1.5	1.52
0	1	1000	1	1.02
0	0	1000	0	0.0075

* Menandakan inputnya inversi



Grafik 4.1 Karakteristik V_{in} Terhadap V_{out} Pengukuran dan V_{out} Perhitungan

4.1.5. Perhitungan Tegangan Keluaran *Differential Mode (DM)*

$$V_{out} = (V_2 - V_1) \text{Gain}$$

Sehingga dari data pengukuran diatas dapat dihitung V_{out} -nya dengan perhitungan berikut :

* Untuk $V_1 = 0V$, $V_2 = 1mV$

$$\begin{aligned} V_{out} &= (0V - 1mV) 1000 \\ &= -1V \end{aligned}$$

* Untuk $V_1 = 0V$, $V_2 = 1.5mV$

$$\begin{aligned} V_{out} &= (0V - 1.5mV) 1000 \\ &= -1.5V \end{aligned}$$

* Untuk $V_1 = 0V$, $V_2 = 2mV$

$$\begin{aligned} V_{out} &= (0V - 2mV) 1000 \\ &= -2V \end{aligned}$$

* Untuk $V_1 = 0V$, $V_2 = 2.3mV$

$$\begin{aligned} V_{out} &= (0V - 2.3mV) 1000 \\ &= -2.3V \end{aligned}$$

4.1.6. Perhitungan Tegangan Keluaran *Common Mode (CM)*

* Untuk $V_1 = 0V$, $V_2 = 2.3mV$

$$\begin{aligned} V_{out} &= (0V - 0V) 1000 \\ &= 0V \end{aligned}$$

4.1.7. Perhitungan Prosentase *Error* Pengujian dan Pengukuran Penguat Instrumentasi

$$\% \text{ Error} = \frac{V_{out} \text{ pengukuran} - V_{out} \text{ perhitungan}}{V_{out} \text{ pengukuran}} \times 100\%$$

Sehingga dari data pengukuran diatas didapatkan besar *error* dengan perhitungan berikut :

* Untuk $+V_1 = 1\text{mV}$, $-V_2 = 0\text{V}$

$$\begin{aligned} \% \text{ Error} &= \frac{1.01\text{V} - 1\text{V}}{1.01\text{V}} \times 100\% \\ &= 0.009\% \end{aligned}$$

* Untuk $+V_1 = 1.5\text{mV}$, $-V_2 = 0\text{V}$

$$\begin{aligned} \% \text{ Error} &= \frac{1.51\text{V} - 1.5\text{V}}{1.51\text{V}} \times 100\% \\ &= 0.006\% \end{aligned}$$

* Untuk $+V_1 = 2\text{mV}$, $-V_2 = 0\text{V}$

$$\begin{aligned} \% \text{ Error} &= \frac{2.02\text{V} - 2\text{V}}{2.02\text{V}} \times 100\% \\ &= 0.009\% \end{aligned}$$

* Untuk $-V_1 = 2.3\text{mV}$, $-V_2 = 0\text{V}$

$$\begin{aligned} \% \text{ Error} &= \frac{2.33\text{V} - 2.3\text{V}}{2.33\text{V}} \times 100\% \\ &= 0.01\% \end{aligned}$$

* Untuk $+V_1 = 0\text{V}$, $-V_2 = 2.3\text{mV}$

$$\begin{aligned} \% \text{ Error} &= \frac{2.34\text{V} - 2.3\text{V}}{2.34\text{V}} \times 100\% \\ &= 0.01\% \end{aligned}$$

* Untuk $+V_1 = 0\text{V}$, $-V_2 = 2\text{mV}$

$$\begin{aligned} \% \text{ Error} &= \frac{2.04\text{V} - 2\text{V}}{2.04\text{V}} \times 100\% \\ &= 0.01\% \end{aligned}$$

* Untuk $+V_1 = 0\text{V}$, $-V_2 = 1.5\text{mV}$

$$\begin{aligned} \% \text{ Error} &= \frac{1.52\text{V} - 1.5\text{V}}{1.52\text{V}} \times 100\% \\ &= 0.01\% \end{aligned}$$

* Untuk $+V_1 = 0\text{V}$, $-V_2 = 1\text{mV}$

$$\begin{aligned} \% \text{ Error} &= \frac{1.02\text{V} - 1\text{V}}{1.02\text{V}} \times 100\% \\ &= 0.01\% \end{aligned}$$

4.1.8. Perhitungan *Common Mode Rejection Ratio* (CMRR)

Pengukuran *Common Mode Rejection Ratio* (CMRR) bertujuan untuk mengetahui seberapa baik penguat instrumentasi *me-reject* suatu *common mode signal*. Perhitungan CMRR dapat dirumuskan dengan rumus berikut :

$$CMRR = 20 \text{ Log } \frac{Ad}{\text{Common Mode / Differential Mode}} \text{ dB}$$

Sehingga dari data pengukuran diatas maka dapat dihitung besar CMRR dengan perhitungan berikut :

* Untuk $+V_1 = 1\text{mV}$, $-V_2 = 0\text{V}$

$$\begin{aligned} CMRR &= 20 \text{ Log } \frac{1000}{0.0075 / 1.01} \text{ dB} \\ &= 102 \text{ dB} \end{aligned}$$

* Untuk $+V_1 = 1.5\text{mV}$, $-V_2 = 0\text{V}$

$$\begin{aligned} CMRR &= 20 \text{ Log } \frac{1000}{0.0075 / 1.51} \text{ dB} \\ &= 106 \text{ dB} \end{aligned}$$

* Untuk $+V_1 = 2\text{mV}$, $-V_2 = 0\text{V}$

$$\begin{aligned} CMRR &= 20 \text{ Log } \frac{1000}{0.0075 / 2.02} \text{ dB} \\ &= 108.6 \text{ dB} \end{aligned}$$

* Untuk $+V_1 = 2.3\text{mV}$, $-V_2 = 0\text{V}$

$$\begin{aligned} CMRR &= 20 \text{ Log } \frac{1000}{0.0075 / 2.33} \text{ dB} \\ &= 109.8 \text{ dB} \end{aligned}$$

* Untuk $+V_1 = 0\text{V}$, $-V_2 = 2.3\text{mV}$

$$\begin{aligned} CMRR &= 20 \text{ Log } \frac{1000}{0.0075 / 2.34} \text{ dB} \\ &= 109.8 \text{ dB} \end{aligned}$$

* Untuk $+V_1 = 0\text{V}$, $-V_2 = 2\text{mV}$

$$\begin{aligned} CMRR &= 20 \text{ Log } \frac{1000}{0.0075 / 2.04} \text{ dB} \\ &= 108.8 \text{ dB} \end{aligned}$$

* Untuk $+V_1 = 0\text{V}$, $-V_2 = 1.5\text{mV}$

$$\begin{aligned} CMRR &= 20 \text{ Log } \frac{1000}{0.0075 / 1.52} \text{ dB} \\ &= 106 \text{ dB} \end{aligned}$$

* Untuk $+V_1 = 0\text{V}$, $-V_2 = 1\text{mV}$

$$\begin{aligned} CMRR &= 20 \text{ Log } \frac{1000}{0.0075 / 1.02} \text{ dB} \\ &= 102 \text{ dB} \end{aligned}$$

Untuk selanjutnya, dari perhitungan diatas maka dapat dibuat tabel hasil perhitungan seperti berikut :

Tabel 4.2 Hasil Perhitungan Penguat Instrumentasi

$-V_1$ (mV)	$+V_2$ (mV)	GAIN (kali)	Vout Perhitungan (mV)	Vout Pengukuran (mV)	Error (%)	CMRR (dB)
1	0	1000	1	-1.01*	0.009	102
1.5	0	1000	1.5	-1.51*	0.006	106
2	0	1000	2	-2.02*	0.009	108.8
2.3	0	1000	2.3	-2.33*	0.01	109.8
0	2.3	1000	2.3	2.34	0.01	109.8
0	2	1000	2	2.04	0.01	108.8
0	1.5	1000	1.5	1.52	0.01	106
0	1	1000	1	1.02	0.01	102
0	0	1000	0	0.0075	-	-
		Jumlah	13.6	13.80	0.074	853.2

Dari data tabel diatas, maka dapat dihitung Vout rata-rata, yaitu :

$$V_{out} \text{ pengukuran rata - rata} = \frac{13.80V}{9} = 1.53V$$


$$V_{out} \text{ perhitungan rata - rata} = \frac{13.6V}{9} = 1.51V$$

Sedangkan prosentase *error* rata-rata adalah :

$$\% \text{ error rata - rata} = \frac{1.53V - 1.51V}{1.53V} \cdot 100\% = 0.01\%$$

Untuk CMRR rata rata adalah :

$$\begin{aligned} \text{CMRR rata-rata} &= \frac{853,2 \text{ dB}}{8} \\ &= 106,65 \text{ dB} \end{aligned}$$



Grafik 4.2 Karakteristik CMRR Penguat Instrumentasi Terhadap Vout Pengukuran

4.2. Pengujian Rangkaian *LowPass Filter*

4.2.1. Tujuan


Tujuan dari pengujian rangkaian *low pass filter* adalah untuk mengetahui hasil dari penguatan sinyal yang dihasilkan

4.2.2. Peralatan Yang Digunakan

1. *Power supply*
2. *Generator fungsi*
3. *Oscilloscope*

4.2.3. Prosedur Pengujian

1. Rangkaian dibuat seperti pada gambar 4-5.
2. Mengamati hasil keluaran pada *low pass filter*




Gambar 4.5 Rangkaian Pengujian *Low Pass Filter*

4.2.4. Hasil Pengujian

Tabel 4.3 Hasil Pengukuran *Low Pass Filter*

Frekwensi (Hz)	V _{in} (V)	V _{out} (V)	V/Div (V)	T/Div (ms)
60	2	2	1	10
100	2	2	1	10
130	2	1.98	1	10
150	2	1.92	1	10
180	2	1.73	1	10
200	2	1.39	1	10
220	2	1	1	10
260	2	0.743	1	10
280	2	0.518	1	10



Grafik 4.2 Karakteristik *Low Pass Filter*

4.3. Pengujian Rangkaian *Band Reject Filter*

4.3.1. Tujuan


Tujuan dari pengujian rangkaian *band reject filter* adalah mengetahui apakah dapat menekan frekwensi 50Hz

4.3.2. Peralatan Yang Digunakan

1. *Power supply*
2. Generator fungsi
3. *Oscilloscope*

4.2.3. Prosedur Pengujian

1. Rangkaian dibuat seperti pada gambar 4-6.
2. Mengamati hasil keluaran pada *band reject filter*




Gambar 4.6 Rangkaian Pengujian *Band Reject Filter*

4.2.4. Hasil Pengujian

Hasil pengujian rangkaian *band reject filter* ditunjukkan tabel dibawah :

Tabel 4.4 Hasil Pengukuran *Band Reject Filter*

Frekwensi (Hz)	Vin (V)	Vout (V)	V/Div (V)	T/Div (ms)
10	1	0.643	1	10
20	1	0.406	1	10
30	1	0.281	1	10
40	1	0.121	1	10
50	1	0.044	1	10
60	1	0.121	1	10
70	1	0.191	1	10
80	1	0.252	1	10
90	1	0.391	1	10
100	1	0.506	1	10



Grafik 4-3. Tanggapan *Band Reject Filter*

4.3. Pengujian Rangkaian Matrik LED

4.3.1 Tujuan


Tujuan dari pengujian rangkaian matrik LED ini adalah untuk mengetahui apakah matrik LED dapat menampilkan sinyal tegangan.

4.3.2. Peralatan Yang Digunakan

1. Power supply
2. Osiloskop
3. Generator fungsi

4.3.3. Prosedur Pengujian


3. Rangkaian dibuat seperti pada gambar 4-10.
4. Mengamati sinyal yang ditampilkan matrik LED




Gambar 4.7 Rangkaian Pengujian Matrik LED

4.3.4. Hasil Pengujian


Hasil pengujian matrik LED ditunjukkan gambar dibawah :




Gambar 4.8 Rangkaian Driver Matrik LED



Gambar 4.9 Hasil Pengujian Matrik LED Dengan Sinyal Masukan Segitiga Pada Frekwensi 100Hz



Gambar 4.10 Hasil Pengujian Matrik LED Dengan Sinyal Masukkan Kotak Pada Frekwensi 100Hz



Gambar 4.11 Hasil Pengujian Matrik LED Dengan Sinyal Masukkan Sinus Pada Frekwensi 100Hz

4.5. Pengujian Rangkaian Secara Keseluruhan

Pengujian ini adalah pengujian utama dalam perancangan dan pembuatan alat pengakuisisi sinyal ECG.

4.5.1 Tujuan

Mendapatkan sinyal ECG dengan menggunakan penguat yang telah dirancang sehingga mengetahui apakah alat tersebut dapat bekerja sesuai

rancangan. Pertama-tama alat ini akan di uji dengan menggunakan penampil osiloskop.

4.5.2 Prosedur Pengujian :

1. Membersihkan bagian kulit yang akan ditempati elektroda dengan alkohol.
2. Setelah kulit kering, tempelkan elektroda dikulit yang telah dibersihkan.
3. Menghubungkan kabel input yang sudah terhubung dengan rangkaian ECG ke pin elektroda.
4. Mengidupkan power supply
5. Menunggu beberapa detik sampai tidak berubah-ubah
6. Memperhatikan layar osiloskop dan mengamati sinyal yang tertampil pada matrik LED.
7. Coba mengidentifikasi sinyal ECG .



Gambar 4.12 Pemasangan Elektroda Dan Alat

4.5.2 Hasil Pengujian

Setelah diadakan pengujian secara keseluruhan, alat ini belum dapat menangkap sinyal ECG. Dari beberapa kali percobaan maka dapat dianalisa bahwa penyebab tidak dapatnya alat ini menangkap sinyal bioelektrik jantung dikarenakan permasalahan masukan dari alat ECG, misalnya cara-cara pemasangan elektroda yang tidak benar atau pemilihan kabel input yang kurang tepat. Selain itu, kualitas elektroda juga sangat mempengaruhi sensitivitas dalam penangkapan sinyal bioelektrik.

4.6 Spesifikasi Alat

- Catu Daya Masukan : DC \pm 6V, Baterai
- Kisaran Tegangan Masukan : 0.5 – 10mV AC
- Penguatan *Amplifier* : 1000x
- Respon Frekwensi : 0.16 – 200Hz
- Kisaran Tegangan Keluaran : 0.5 – 5V AC
- Tipe Masukan : Elektrokardiograf (ECG/EKG)
- CMRR (dB) : 110dB Pada $V_{cm} = DC \pm 2,2mV$
- Tipe *Amplifier* : 3 Op Amp IA AD620AN
- Catu Daya Maksimal : DC \pm 18V
- Tipe *Display* : 20x10 Matrik LED + *driver*

BAB V

PENUTUP

5.1 Kesimpulan

1. Dari pengujian per-blok rangkaian yang dilakukan maka dapat disimpulkan bahwa :
 - Untuk pengujian *high pass filter* ada beberapa kesulitan yaitu frekwensi yang diukur sangat rendah sehingga alat ukur yang digunakan kurang akurat sehingga data yang didapatkan juga kurang valid. Tetapi pada pengujian dengan simulasi EWB, rangkaian *high pass filter* yang dirancang menghasilkan karakteristik *high pass filter* yang diinginkan.
 - Pada pengujian penguat instrumentasi (IA), jika kedua input IA diberi tegangan masukan ($V_1 = V_2$) yang sama maka tegangan keluarannya akan cenderung mengarah ke nol dan jika salah satu inputnya di-*ground*-kan dan yang satunya diberi tegangan masukan ($V_1 = 0, V_2 = 1mV$) maka tegangan keluarannya adalah hasil kali penguatan IA dengan selisih kedua input IA atau dapat dirumuskan :
$$V_0 = (V_1 - V_2) \left(1 + \frac{49,4K}{49,2Ohm} \right)$$
 - Pada pengujian *low pass filter*, jika frekwensi inputnya dibawah 200Hz maka tegangan keluarannya akan mendekati tegangan masukannya, tetapi jika frekwensi inputnya diatas 200Hz maka tegangan *output*-nya akan semakin mengecil dan mendekati nol.
-

- Pada pengujian *band reject filter*, nilai tegangan keluaran yang paling kecil adalah pada saat frekwensi inputnya pada 50Hz. Ini disebabkan karena filter ini dirancang untuk menekan frekwensi 50Hz sehingga jika filter ini diberi frekwensi input dibawah 50Hz maka tegangan outputnya akan mendekati tegangan inputnya, demikian juga jika diberi frekwensi input diatas 50Hz. Dari pengujian, filter ini memiliki pita yang lebar.
2. Secara keseluruhan alat ini belum dapat menangkap sinyal jantung. Adapun penyebabnya diduga ada beberapa faktor, yaitu :
- Sensivitas elektroda kurang memadai, mungkin dari jenis bahannya.
 - Pemilihan kabel input yang kurang tepat dan kurang sesuai standard pengukuran ECG.
 - Metode penempatan elektroda tidak sesuai metode yang disarankan untuk pengukuran ECG.
 - Ada kemungkinan komponen yang digunakan mengalami kerusakan sehingga tidak berfungsi dengan baik.
 - Adanya dugaan bahwa pada saat mengukur ECG, rangkaian ECG harus dihubungkan ke bumi untuk membuang noise.

5.2 Saran

1. Untuk aplikasi selanjutnya diharapkan menggunakan penampil LCD karena dengan LCD sinyal yang ditampilkan akan lebih jelas.
-

2. Pada perancangan ECG selanjutnya pengiriman sinyal ECG lebih baik secara *wireless*, seperti menggunakan aplikasi *bluetooth*, *infra red*, dll.
 3. Untuk pemasangan komponen lebih baik menggunakan PCB jenis *fiberglass* karena kemungkinan *noise* lebih sedikit.
 4. Pada saat pengujian keseluruhan sebaiknya menggunakan simulator ECG agar diketahui bahwa rangkaian yang dibuat benar-benar berfungsi dengan baik.
-

DAFTAR PUSTAKA

1. Willis J. Tomkins and John G. Webster. *Design of Microcomputer Based Medical Instrumentation*. Upper Saddle Ripple, New Jersey 07458 : Prentice Hall, 1994
 2. Richard Asthon. *Principles of Biomedical Instrumentation and Measurement*. Pennsylvania State University Wilkes-Bare. MERRIL-An imprint of Macmilan Publishing Company New York.
 3. Robert F. Caughlin - Frederick F. Driscoll. *Penguat Operasional dan Rangkaian Terpadu Linear*, Erlangga, Jakarta.
 4. www.datadwiceetablog.com
-

LAMPIRAN

FEATURES

EASY TO USE

Gain Set with One External Resistor
(Gain Range 1 to 1000)

Wide Power Supply Range (± 2.3 V to ± 18 V)

Higher Performance than Three Op Amp IA Designs

Available in 8-Lead DIP and SOIC Packaging

Low Power, 1.3 mA max Supply Current

EXCELLENT DC PERFORMANCE ("B GRADE")

50 μ V max, Input Offset Voltage

0.6 μ V/ $^{\circ}$ C max, Input Offset Drift

1.0 nA max, Input Bias Current

100 dB min Common-Mode Rejection Ratio ($G = 10$)

LOW NOISE

9 nV/ $\sqrt{\text{Hz}}$, @ 1 kHz, Input Voltage Noise

0.28 μ V p-p Noise (0.1 Hz to 10 Hz)

EXCELLENT AC SPECIFICATIONS

120 kHz Bandwidth ($G = 100$)

15 μ s Settling Time to 0.01%

APPLICATIONS

Weigh Scales

ECG and Medical Instrumentation

Transducer Interface

Data Acquisition Systems

Industrial Process Controls


Battery Powered and Portable Equipment

PRODUCT DESCRIPTION

The AD620 is a low cost, high accuracy instrumentation amplifier that requires only one external resistor to set gains of 1 to

CONNECTION DIAGRAM

8-Lead Plastic Mini-DIP (N), Cerdip (Q)
and SOIC (R) Packages



1000. Furthermore, the AD620 features 8-lead SOIC and DIP packaging that is smaller than discrete designs, and offers lower power (only 1.3 mA max supply current), making it a good fit for battery powered, portable (or remote) applications.

The AD620, with its high accuracy of 40 ppm maximum nonlinearity, low offset voltage of 50 μ V max and offset drift of 0.6 μ V/ $^{\circ}$ C max, is ideal for use in precision data acquisition systems, such as weigh scales and transducer interfaces. Furthermore, the low noise, low input bias current, and low power of the AD620 make it well suited for medical applications such as ECG and noninvasive blood pressure monitors.

The low input bias current of 1.0 nA max is made possible with the use of Superbeta processing in the input stage. The AD620 works well as a preamplifier due to its low input voltage noise of 9 nV/ $\sqrt{\text{Hz}}$ at 1 kHz, 0.28 μ V p-p in the 0.1 Hz to 10 Hz band, 0.1 pA/ $\sqrt{\text{Hz}}$ input current noise. Also, the AD620 is well suited for multiplexed applications with its settling time of 15 μ s to 0.01% and its cost is low enough to enable designs with one in-amp per channel.




Figure 1. Three Op Amp IA Designs vs. AD620




Figure 2. Total Voltage Noise vs. Source Resistance

NOTE

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700 World Wide Web Site: <http://www.analog.com>
Fax: 781/326-8703 © Analog Devices, Inc., 1999

20—SPECIFICATIONS

(Typical @ +25°C, $V_S = \pm 15$ V, and $R_L = 2$ k Ω , unless otherwise noted)

	Conditions	AD620A			AD620B			AD620S ¹			Units					
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max						
Input Error i 10 100 1000 Accuracy, 1-1000 1-100 Temperature	$G = 1 + (49.4 \text{ k}\Omega/R_G)$ $V_{OUT} = \pm 10$ V $V_{CM, T} = 10$ V to ± 10 V, $R_G = 10$ k Ω $R_L = 2$ k Ω	1	10,000		1	10,000		1	10,000							
			0.01 0.10			0.01 0.02			0.03 0.10			%				
			0.15 0.30			0.10 0.15			0.15 0.30			%				
			0.15 0.30			0.10 0.15			0.15 0.30			%				
			0.40 0.70			0.35 0.50			0.40 0.70			%				
Offset Temperature Offset, V_{OS0} Temperature Offset, V_{OS0} Referred to the Input PSRR $i = 1$ $i = 10$ $i = 100$ $i = 1000$	(Total RTI Error = $V_{OS0} + V_{OS0}(G)$) $V_S = \pm 5$ V to ± 15 V $V_S = \pm 5$ V to ± 15 V $V_S = \pm 5$ V to ± 15 V $V_S = \pm 5$ V $V_S = \pm 5$ V $V_S = \pm 5$ V to ± 15 V $V_S = \pm 5$ V to ± 15 V $V_S = \pm 2.3$ V to ± 18 V	80	125		80	150		80	125		μ V					
			185			85			225			μ V				
			0.3 1.0			0.1 0.6			0.3 1.0			μ V/°C				
			400 1000			200 500			400 1000			μ V				
			1500			750			1500			μ V				
Offset Current Temperature Offset Current Temperature	$V_S = \pm 5$ V to ± 15 V $V_S = \pm 5$ V to ± 15 V $V_S = \pm 5$ V to ± 15 V	5.0	15		2.5	7.0		5.0	15		μ V/°C					
			2000			1000			2000			μ V				
			1500			750			1500			μ V				
			1500			750			1500			μ V				
			2000			1000			2000			μ V				
Common-Mode Rejection DC to 60 Hz with Source Imbalance $i = 1$ $i = 10$ $i = 100$ $i = 1000$	$V_S = \pm 2.3$ V to ± 5 V $V_S = \pm 5$ V to ± 18 V $V_{CM} = 0$ V to ± 10 V	73	90		80	90		73	90		dB					
			93			110			110			110		dB		
			110			130			120			130		130		dB
			110			130			120			130		130		dB
			110			130			120			130		130		dB
Swing Temperature Temperature Current Circuit	$R_L = 10$ k Ω , $V_S = \pm 2.3$ V to ± 5 V $V_S = \pm 5$ V to ± 18 V		$+V_S - 1.2$			$+V_S - 1.2$			$+V_S - 1.2$		V					
			$+V_S - 1.3$			$+V_S - 1.3$			$+V_S - 1.3$			V				
			$+V_S - 1.4$			$+V_S - 1.4$			$+V_S - 1.4$			V				
			$+V_S - 1.5$			$+V_S - 1.5$			$+V_S - 1.5$			V				
			± 18			± 18			± 18			± 18		mA		

Model	Conditions	AD620A			AD620B			AD620S ¹			Units	
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
DYNAMIC RESPONSE												
Small Signal -3 dB Bandwidth	10 V Step											
G = 1			1000			1000			1000		kHz	
G = 10			800			800			800		kHz	
G = 100			120			120			120		kHz	
G = 1000			12			12			12		kHz	
Slew Rate		0.75	1.2		0.75	1.2		0.75	1.2		V/μs	
Settling Time to 0.01%											μs	
G = 1-100			15			15			15		μs	
G = 1000			150			150			150		μs	
NOISE												
Voltage Noise, 1 kHz	Total RTI Noise = $\sqrt{(e_{nt}^2) + (e_{no}^2)G^2}$											
Input, Voltage Noise, e_{ni}			9	13		9	13		9	13	nV/√Hz	
Output, Voltage Noise, e_{no}			72	100		72	100		72	100	nV/√Hz	
RTI, 0.1 Hz to 10 Hz												
G = 1				3.0			3.0			3.0		μV p-p
G = 10			0.55			0.55			0.55		μV p-p	
G = 100-1000			0.28			0.28			0.28		μV p-p	
Current Noise	f = 1 kHz		100			100			100		fA/√Hz	
0.1 Hz to 10 Hz				10			10			10		pA p-p
REFERENCE INPUT												
R_{IN}	$V_{OS}, V_{IOC} = 0$		20			20			20		kΩ	
I_{IN}			+50	+60		+50	+60		+50	+60	μA	
Voltage Range			$-V_S + 1.6$	$+V_S - 1.6$		$-V_S + 1.6$	$+V_S - 1.6$		$-V_S + 1.6$	$+V_S - 1.6$		V
Gain to Output			1 ± 0.0001			1 ± 0.0001			1 ± 0.0001			
POWER SUPPLY												
Operating Range ¹	$V_S = \pm 2.3$ V to ± 18 V	± 2.3		± 18	± 2.3		± 18	± 2.3		± 18	V	
Quiescent Current			0.9	1.3		0.9	1.3		0.9	1.3		mA
Over Temperature			1.1	1.6		1.1	1.6		1.1	1.6		mA
TEMPERATURE RANGE												
For Specified Performance			-40 to +85			-40 to +85			-55 to +125		°C	

NOTES

¹ Analog Devices military data sheet for 883B tested specifications. Does not include effects of external resistor R_{IN} .
² Input grounded. G = 1.
³ I_{IN} is defined as the same supply range which is used to specify PSR. Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS¹

Voltage	±18 V
Power Dissipation ²	650 mW
Voltage (Common Mode)	±V _S
Differential Input Voltage	+25 V
Short Circuit Duration	Indefinite
Temperature Range (Q)	-65°C to +150°C
Temperature Range (N, R)	-65°C to +125°C
Storage Temperature Range	
Temperature Range (A, B)	-40°C to +85°C
Temperature Range (S)	-55°C to +125°C
Temperature Range (during 10 seconds)	+300°C

ORDERING GUIDE

Model	Temperature Ranges	Package Options*
AD620AN	-40°C to +85°C	N-8
AD620BN	-40°C to +85°C	N-8
AD620AR	-40°C to +85°C	SO-8
AD620AR-REEL	-40°C to +85°C	13" REEL
AD620AR-REEL7	-40°C to +85°C	7" REEL
AD620BR	-40°C to +85°C	SO-8
AD620BR-REEL	-40°C to +85°C	13" REEL
AD620BR-REEL7	-40°C to +85°C	7" REEL
AD620ACHIPS	-40°C to +85°C	Die Form
AD620SQ/883B	-55°C to +125°C	Q-8

*N = Plastic DIP, Q = Cerdip, SO = Small Outline.

Conditions above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device under these or any other conditions above those indicated in the operational conditions of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

1. Information is for device in free air.


2. Plastic Package: $\theta_{JA} = 95^\circ\text{C/W}$

CerDip Package: $\theta_{JA} = 110^\circ\text{C/W}$

SOIC Package: $\theta_{JA} = 155^\circ\text{C/W}$

METALIZATION PHOTOGRAPH

Dimensions shown in inches and (mm).
Contact factory for latest dimensions.



***FOR CHIP APPLICATIONS: THE PADS 1R_G AND 8R_G MUST BE CONNECTED IN PARALLEL TO THE EXTERNAL GAIN REGISTER R_G. DO NOT CONNECT THEM IN SERIES TO R_G. FOR UNITY GAIN APPLICATIONS WHERE R_G IS NOT REQUIRED, THE PADS 1R_G MAY SIMPLY BE BONDED TOGETHER, AS WELL AS THE PADS 8R_G.**

ESD SENSITIVE DEVICE
Electrostatic discharge sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. For the AD620 features proprietary ESD protection circuitry, permanent damage may occur if devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Typical Characteristics (@ +25°C, $V_s = \pm 15$ V, $R_i = 2$ k Ω , unless otherwise noted)




Figure 3. Typical Distribution of Input Offset Voltage




Figure 6. Input Bias Current vs. Temperature




Figure 4. Typical Distribution of Input Bias Current




Figure 7. Change in Input Offset Voltage vs. Warm-Up Time




Figure 5. Typical Distribution of Input Offset Current




Figure 8. Voltage Noise Spectral Density vs. Frequency, ($G = 1-1000$)

10—Typical Characteristics




Figure 9. Current Noise Spectral Density vs. Frequency




Figure 11. 0.1 Hz to 10 Hz Current Noise, 5 pA/Div




Figure 10a. 0.1 Hz to 10 Hz RTI Voltage Noise ($G = 1$)




Figure 12. Total Drift vs. Source Resistance




Figure 10b. 0.1 Hz to 10 Hz RTI Voltage Noise ($G = 1000$)




Figure 13. CMR vs. Frequency, RTI, Zero to 1 k Ω Source Imbalance




Figure 14. Positive PSR vs. Frequency, RTI (G = 1-1000)




Figure 17. Large Signal Frequency Response




Figure 15. Negative PSR vs. Frequency, RTI (G = 1-1000)




Figure 18. Input Voltage Range vs. Supply Voltage, G = 1




Figure 16. Gain vs. Frequency




Figure 19. Output Voltage Swing vs. Supply Voltage, G = 10




Figure 20. Output Voltage Swing vs. Load Resistance




Figure 23. Large Signal Response and Settling Time, $G = 10$ ($0.5 \text{ mV} = 0.01\%$)




Figure 21. Large Signal Pulse Response and Settling Time ($1.5 \text{ mV} = 0.01\%$)




Figure 24. Small Signal Response, $G = 10$, $R_L = 2 \text{ k}\Omega$, $C_L = 100 \text{ pF}$




Figure 22. Small Signal Response, $G = 1$, $R_L = 2 \text{ k}\Omega$, $C_L = 100 \text{ pF}$




Figure 25. Large Signal Response and Settling Time, $G = 100$ ($0.5 \text{ mV} = 0.01\%$)




Figure 26. Small Signal Pulse Response, $G = 100$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$




Figure 29. Settling Time vs. Step Size ($G = 1$)




Figure 27. Large Signal Response and Settling Time, $G = 1000$ ($0.5\text{ mV} = 0.01\%$)




Figure 30. Settling Time to 0.01% vs. Gain, for a 10 V Step




Figure 28. Small Signal Pulse Response, $G = 1000$, $R_L = 2\text{ k}\Omega$, $C_L = 100\text{ pF}$




Figure 31a. Gain Nonlinearity, $G = 1$, $R_L = 10\text{ k}\Omega$ ($10\text{ }\mu\text{V} = 1\text{ ppm}$)




Figure 31b. Gain Nonlinearity, $G = 100$, $R_L = 10 \text{ k}\Omega$
 $1 \mu\text{V} = 10 \text{ ppm}$




Figure 31c. Gain Nonlinearity, $G = 1000$, $R_L = 10 \text{ k}\Omega$
 $1 \text{V} = 100 \text{ ppm}$




Figure 32. Settling Time Test Circuit




Figure 33. Simplified Schematic of AD620

THEORY OF OPERATION

The AD620 is a monolithic instrumentation amplifier based on a modification of the classic three op amp approach. Absolute value trimming allows the user to program gain accurately (to 0.15% at $G = 100$) with only one resistor. Monolithic construction and laser wafer trimming allow the tight matching and tracking of circuit components, thus ensuring the high level of performance inherent in this circuit.

The input transistors Q1 and Q2 provide a single differential-pair bipolar input for high precision (Figure 33), yet offer $10\times$ lower Input Bias Current thanks to Superbeta processing. Feedback through the Q1-A1-R1 loop and the Q2-A2-R2 loop maintains constant collector current of the input devices Q1, Q2 thereby impressing the input voltage across the external gain setting resistor R_G . This creates a differential gain from the inputs to the A1/A2 outputs given by $G = (R_1 + R_2)/R_G + 1$. The unity-gain subtractor A3 removes any common-mode signal, yielding a single-ended output referred to the REF pin potential.

The value of R_G also determines the transconductance of the preamp stage. As R_G is reduced for larger gains, the transconductance increases asymptotically to that of the input transistors. This has three important advantages: (a) Open-loop gain is boosted for increasing programmed gain, thus reducing gain-related errors. (b) The gain-bandwidth product (determined by C1, C2 and the preamp transconductance) increases with programmed gain, thus optimizing frequency response. (c) The input voltage noise is reduced to a value of $9 \text{ nV}/\sqrt{\text{Hz}}$, determined mainly by the collector current and base resistance of the input devices.

The internal gain resistors, R1 and R2, are trimmed to an absolute value of $24.7 \text{ k}\Omega$, allowing the gain to be programmed accurately with a single external resistor.

The gain equation is then

$$G = \frac{49.4 \text{ k}\Omega}{R_G} + 1$$

so that


$$R_G = \frac{49.4 \text{ k}\Omega}{G - 1}$$

Make vs. Buy: A Typical Bridge Application Error Budget
 The AD620 offers improved performance over "homebrew" op amp IA designs, along with smaller size, fewer components and 10x lower supply current. In the typical application, shown in Figure 34, a gain of 100 is required to amplify a bridge output of 20 mV full scale over the industrial temperature range -40°C to +85°C. The error budget table below shows how to evaluate the effect various error sources have on circuit accuracy.


In more complex systems with an intelligent processor, an autogain/autozero cycle will remove all absolute accuracy and drift errors leaving only the resolution errors of gain nonlinearity and noise, thus allowing full 14-bit accuracy.

Note that for the homebrew circuit, the OP07 specifications for input voltage offset and noise have been multiplied by $\sqrt{2}$. This is because a three op amp type in-amp has two op amps at its inputs, both contributing to the overall input error.

Regardless of the system in which it is being used, the AD620 provides greater accuracy, and at low power and price. In simple




PRECISION BRIDGE TRANSDUCER



AD620A MONOLITHIC INSTRUMENTATION AMPLIFIER, G = 100

SUPPLY CURRENT = 1.3mA MAX



"HOMEBREW" IN-AMP, G = 100
 *0.02% RESISTOR MATCH, 3PPM/°C TRACKING
 **DISCRETE 1% RESISTOR, 100PPM/°C TRACKING
 SUPPLY CURRENT = 15mA MAX

Figure 34. Make vs. Buy

Table I. Make vs. Buy Error Budget

Error Source	AD620 Circuit Calculation	"Homebrew" Circuit Calculation	Error, ppm of Full Scale	
			AD620	Homebrew
ABSOLUTE ACCURACY at T_A = +25°C				
Input Offset Voltage, μV	125 $\mu\text{V}/20 \text{ mV}$	$(150 \mu\text{V} \times \sqrt{2})/20 \text{ mV}$	6,250	10,607
Input Offset Voltage, μV	1000 $\mu\text{V}/100/20 \text{ mV}$	$((150 \mu\text{V} \times 2)/100)/20 \text{ mV}$	500	150
Input Offset Current, nA	2 nA $\times 350 \Omega/20 \text{ mV}$	$(6 \text{ nA} \times 350 \Omega)/20 \text{ mV}$	18	53
CMR, dB	110 dB $\rightarrow 3.16 \text{ ppm}, \times 5 \text{ V}/20 \text{ mV}$	$(0.02\% \text{ Match} \times 5 \text{ V})/20 \text{ mV}/100$	791	500
TEMPERATURE DRIFT TO +85°C				
Gain Drift, ppm/°C	$(50 \text{ ppm} + 10 \text{ ppm}) \times 60^\circ\text{C}$	100 ppm/°C Track $\times 60^\circ\text{C}$	3,600	6,000
Input Offset Voltage Drift, $\mu\text{V}/^\circ\text{C}$	1 $\mu\text{V}/^\circ\text{C} \times 60^\circ\text{C}/20 \text{ mV}$	$(2.5 \mu\text{V}/^\circ\text{C} \times \sqrt{2} \times 60^\circ\text{C})/20 \text{ mV}$	3,000	10,607
Input Offset Voltage Drift, $\mu\text{V}/^\circ\text{C}$	15 $\mu\text{V}/^\circ\text{C} \times 60^\circ\text{C}/100/20 \text{ mV}$	$(2.5 \mu\text{V}/^\circ\text{C} \times 2 \times 60^\circ\text{C})/100/20 \text{ mV}$	450	150
RESOLUTION				
Gain Nonlinearity, ppm of Full Scale	40 ppm	40 ppm	40	40
Input Noise (0.1 Hz-10 Hz Voltage Noise, $\mu\text{V p-p}$)	0.28 $\mu\text{V p-p}/20 \text{ mV}$	$(0.38 \mu\text{V p-p} \times \sqrt{2})/20 \text{ mV}$	14	27
			Total Drift Error	7,050
			Total Resolution Error	54
			Grand Total Error	14,662
				28,134

100, V_S = $\pm 15 \text{ V}$.

Errors are min/max and referred to input.




Figure 35. A Pressure Monitor Circuit which Operates on a +5 V Single Supply

Bridge Measurement

The AD620 is especially suitable for higher resistance sensors powered at lower voltages where small size and low power become more significant.

Figure 35 shows a 3 kΩ pressure transducer bridge powered by a 5 V supply. In such a circuit, the bridge consumes only 1.7 mA. The AD620 and a buffered voltage divider allows the bridge to be conditioned for only 3.8 mA of total supply current. The low power and low cost make the AD620 especially attractive for portable output pressure transducers. Since it delivers low noise and low current, it will also serve applications such as diagnostic non-invasive blood pressure measurement.

Medical ECG

The low current noise of the AD620 allows its use in ECG monitors (Figure 36) where high source resistances of 1 MΩ or higher are not uncommon. The AD620's low power, low supply voltage requirements, and space-saving 8-lead mini-DIP and SOIC package offerings make it an excellent choice for battery powered data recorders.

Furthermore, the low bias currents and low current noise coupled with the low voltage noise of the AD620 improve the dynamic range for better performance.

The value of capacitor C1 is chosen to maintain stability of the right leg drive loop. Proper safeguards, such as isolation, must be added to this circuit to protect the patient from possible harm.




Figure 36. A Medical ECG Monitor Circuit

Precision V-I Converter

The AD620, along with another op amp and two resistors, makes a precision current source (Figure 37). The op amp buffers the reference terminal to maintain good CMR. The output voltage of the AD620 appears across R_1 , which converts it to a current. This current, less only the input bias current of the op amp, then flows out to the load.




Figure 37. Precision Voltage-to-Current Converter (Operates on 1.8 mA, ± 3 V)

GAIN SELECTION

The AD620's gain is resistor programmed by R_G , or more precisely, by whatever impedance appears between Pins 1 and 8. The AD620 is designed to offer accurate gains using 0.1%–1% resistors. Table II shows required values of R_G for various gains. Note that for $G = 1$, the R_G pins are unconnected ($R_G = \infty$). For an arbitrary gain R_G can be calculated by using the formula:

$$R_G = \frac{49.4 \text{ k}\Omega}{G - 1}$$

To minimize gain error, avoid high parasitic resistance in series with R_G ; to minimize gain drift, R_G should have a low TC—less than 10 ppm/ $^{\circ}\text{C}$ —for the best performance.

Table II. Required Values of Gain Resistors

Std Table Value of R_G , Ω	Calculated Gain	0.1% Std Table Value of R_G , Ω	Calculated Gain
9.9 k	1.990	49.3 k	2.002
2.4 k	4.984	12.4 k	4.984
.49 k	9.998	5.49 k	9.998
.61 k	19.93	2.61 k	19.93
.00 k	50.40	1.01 k	49.91
.99	100.0	499	100.0
.49	199.4	249	199.4
.00	495.0	98.8	501.0
.9.9	991.0	49.3	1,003

INPUT AND OUTPUT OFFSET VOLTAGE

The low errors of the AD620 are attributed to two sources, input and output errors. The output error is divided by G when referred to the input. In practice, the input errors dominate at high gains and the output errors dominate at low gains. The total V_{OS} for a given gain is calculated as:

$$\text{Total Error RTI} = \text{input error} + (\text{output error}/G)$$

$$\text{Total Error RTO} = (\text{input error} \times G) + \text{output error}$$

REFERENCE TERMINAL

The reference terminal potential defines the zero output voltage, and is especially useful when the load does not share a precise ground with the rest of the system. It provides a direct means of injecting a precise offset to the output, with an allowable range of 2 V within the supply voltages. Parasitic resistance should be kept to a minimum for optimum CMR.

INPUT PROTECTION

The AD620 features 400 Ω of series thin film resistance at its inputs, and will safely withstand input overloads of up to ± 15 V or ± 60 mA for several hours. This is true for all gains, and power on and off, which is particularly important since the signal source and amplifier may be powered separately. For longer time periods, the current should not exceed 6 mA ($I_{IN} \leq V_{IN}/400 \Omega$). For input overloads beyond the supplies, clamping the inputs to the supplies (using a low leakage diode such as an FD333) will reduce the required resistance, yielding lower noise.

RF INTERFERENCE

All instrumentation amplifiers can rectify out of band signals, and when amplifying small signals, these rectified voltages act as small dc offset errors. The AD620 allows direct access to the input transistor bases and emitters enabling the user to apply some first order filtering to unwanted RF signals (Figure 38), where $RC = 1/(2\pi f)$ and where $f \geq$ the bandwidth of the AD620; $C \leq 150$ pF. Matching the extraneous capacitance at Pins 1 and 8 and Pins 2 and 3 helps to maintain high CMR.




Figure 38. Circuit to Attenuate RF Interference

COMMON-MODE REJECTION

Instrumentation amplifiers like the AD620 offer high CMR, which is a measure of the change in output voltage when both inputs are changed by equal amounts. These specifications are given for a full-range input voltage change and a specified source impedance imbalance.

To maximize CMR the reference terminal should be tied to a low impedance point, and differences in capacitance and resistance between the two inputs should be kept to a minimum. In many applications shielded cables are used to minimize noise, and for high frequencies the shield should be properly driven. Figures 39 and 40 show active data guards that are configured to provide active common-mode rejections by "bootstrapping" the shields of input cable shields, thus minimizing the capacitance mismatch between the inputs.




Figure 39. Differential Shield Driver




Figure 40. Common-Mode Shield Driver

GROUNDING

Since the AD620 output voltage is developed with respect to the potential on the reference terminal, it can solve many grounding problems by simply tying the REF pin to the appropriate "local ground."

In order to isolate low level analog signals from a noisy digital environment, many data-acquisition components have separate analog and digital ground pins (Figure 41). It would be convenient to use a single ground line; however, current through ground wires and PC runs of the circuit card can cause hundreds of millivolts of error. Therefore, separate ground returns should be provided to minimize the current flow from the sensitive points to the system ground. These ground returns must be tied together at some point, usually best at the ADC package as shown.




Figure 41. Basic Grounding Practice

GROUND RETURNS FOR INPUT BIAS CURRENTS

Input bias currents are those currents necessary to bias the input resistors of an amplifier. There must be a direct return path for these currents; therefore, when amplifying "floating" input

sources such as transformers, or ac-coupled sources, there must be a dc path from each input to ground as shown in Figure 42. Refer to the *Instrumentation Amplifier Application Guide* (free from Analog Devices) for more information regarding in amp applications.




Figure 42a. Ground Returns for Bias Currents with Transformer Coupled Inputs




Figure 42b. Ground Returns for Bias Currents with Thermocouple Inputs





Figure 42c. Ground Returns for Bias Currents with AC Coupled Inputs


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


Plastic DIP (N-8) Package



Cerlip (Q-8) Package



SOIC (SO-8) Package



C-599c-0-799

PRINTED IN U.S.A.

LF351 Wide Bandwidth JFET Input Operational Amplifier

General Description

The LF351 is a low cost high speed JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET II™ technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF351 is pin compatible with the standard LM741 and uses the same offset voltage adjustment circuitry. This feature allows designers to immediately upgrade the overall performance of existing LM741 designs.


The LF351 may be used in applications such as high speed integrators, fast D/A converters, sample-and-hold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift, but for applications where these requirements are critical, the LF356 is recommended. If maximum supply

current is important, however, the LF351 is the better choice.

Features


- Internally trimmed offset voltage 10 mV
- Low input bias current 50 pA
- Low input noise voltage 25 nV/√Hz
- Low input noise current 0.01 pA/√Hz
- Wide gain bandwidth 4 MHz
- High slew rate 13 V/μs
- Low supply current 1.8 mA
- High input impedance $10^{12}\Omega$
- Low total harmonic distortion $A_V = 10$, $R_L = 10k$, $V_O = 20$ Vp-p, BW = 20 Hz-20 kHz < 0.02%
- Low 1/f noise corner 50 Hz
- Fast settling time to 0.01% 2 μs

Typical Connection




TL/H/5648-11

Simplified Schematic



TL/H/5648-12

Connection Diagrams



TL/H/5648-13

Order Number LF351M or LF351N
See NS Package Number M08A or N08E

LF351 Wide Bandwidth JFET Input Operational Amplifier

AC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	LF351			Units
			Min	Typ	Max	
SR	Slew Rate	$V_S = \pm 15V, T_A = 25^\circ C$		13		V/ μs
GBW	Gain Bandwidth Product	$V_S = \pm 15V, T_A = 25^\circ C$		4		MHz
e_n	Equivalent Input Noise Voltage	$T_A = 25^\circ C, R_S = 100\Omega, f = 1000 \text{ Hz}$		25		nV/\sqrt{Hz}
i_n	Equivalent Input Noise Current	$T_J = 25^\circ C, f = 1000 \text{ Hz}$		0.01		pA/\sqrt{Hz}

Note 1: For operating at elevated temperature, the device must be derated based on the thermal resistance, θ_{JA} .

Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.













Note 3: These specifications apply for $V_S = \pm 15V$ and $I_{IC} < I_{A(1)} + I_{PU}$. V_{OS} , i_B and i_{OS} are measured at $V_{CM} = 0$.

Note 4: The input bias currents and junction leakage currents which approximately double for every $10^\circ C$ increase in the junction temperature, T_J . Due to the limited production test time, the input bias currents measured are considered to: junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P_D . $T_J = T_A + \theta_{JA} P_D$, where θ_{JA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 5: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice. $f_{cm} = 12^\circ C/\pm 5V$.










Note 6: Max. Power Dissipation is defined by the package characteristics. Cooling the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.

Typical Performance Characteristics




TL7-5648-2

Typical Performance Characteristics (Continued)




TLH/S648-3


Pulse Response




TL117548-4




TL117548-5



TL117548-6



TL117548-7



TL117548-8

Application Hints

The LF351 is an op amp with an internally trimmed input offset voltage and JFET input devices (BI-FET II™). These FETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will

cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output.

Exceeding the negative common mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the

Application Hints (Continued)

common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

The LF351 is biased by a zener reference which allows normal circuit operation on $\pm 4V$ power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF351 will drive a 2 k Ω load resistance to $\pm 10V$ over the full temperature range of 0°C to $+70^\circ C$. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.


Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed back-

wards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.


Detailed Schematic



YL71/5548-9


Typical Applications

Supply Current Indicator/Limiter




* V_{DET} switches high when $R_{S} I_S > V_D$

Hi-Z_{IN} Inverting Amplifier



Parasitic input capacitance $C_1 \approx 5$ pF for LFP351 plus any additional layout capacitance C_1 interacts with feedback elements and creates undesirable high frequency poles. To compensate, add C_2 such that $R_2 C_2 \approx R_1 C_1$.

Ultra-Low (or High) Duty Cycle Pulse Generator




$$\text{* OUTPUT HIGH} \approx R_2 C_1 \ln \frac{4.8 - 2V_S}{4.8 - V_S}$$

$$\text{* OUTPUT LOW} \approx R_2 C_1 \ln \frac{2V_S - 7.8}{V_S - 7.8}$$

where $V_S = V^+ + |V^-|$

* low leakage capacitor

Long Time Integrator






* Low leakage capacitor

* 50k pot used for less sensitive V_{OS} adjust


TL-015645-10

Physical Dimensions inches (millimeters)



SO Package (M)
Order Number LF351M
NS Package Number M08A

Physical Dimensions inches (millimeters) (Continued)



Molded Dual-In-Line Package (N)
Order Number LF351N
NS Package Number N08E

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
1111 West Barton Road
Arlington, TX 76017
Tel: (800) 272-9959
Fax: (800) 737-7018

National Semiconductor Europe
Fax: (+43) 0-180-550 85 85
Email: info@eu1.nsc.com
Dutch: Tel: (+43) 0-180-550 85 85
English: Tel: (+43) 0-180-550 78 32
French: Tel: (+43) 0-180-550 90 50
Italian: Tel: (+43) 0-180-550 16 90

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 5 Canton Rd,
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1600
Fax: (852) 2738-0960

National Semiconductor Japan Ltd.
Tel: 81-043-299-2909
Fax: 81-043-299-2406

National does not assume any responsibility for use of any circuit described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuit and specifications.

Dual/Quad Low Power Precision, Picoamp Input Op Amps

FEATURES

- Offset Voltage – Prime Grade: 60 μ V Max
- Offset Voltage – Low Cost Grade (Selling Surface Mount Dual/Quad): 75 μ V Max
- Offset Voltage Drift: 0.5 μ V/ $^{\circ}$ C Max
- μ A Bias Current: 250 μ A Max
- 1Hz to 10Hz Noise: 0.3 μ V \sqrt{Hz} , 2.2pA \sqrt{Hz}
- Supply Current per Amplifier: 400 μ A Max
- PSRR: 120dB Min
- Voltage Gain: 1 Million Min
- Guaranteed Specs with ± 1.0 V Supplies
- Guaranteed Matching Specifications
- D-8 Package – Standard Pinout
- LT1114 in Narrow Surface Mount Package

APPLICATIONS

- Electrometer/Microvolt Instrumentation
- Two and Three Op Amp Instrumentation Amplifiers
- Thermocouple and Bridge Amplifiers
- Low Frequency Active Filters
- Photocurrent Amplifiers
- Battery-Powered Systems

DESCRIPTION

The LT1112 dual and LT1114 quad op amps achieve a new standard in combining low cost and outstanding precision specifications.

The performance of the selected prime grades simply exceeds competitive devices. In the design of the LT1112, LT1114 however, particular emphasis has been placed on optimizing performance in the low cost plastic and SO packages. For example, the 75 μ V maximum offset voltage in these low cost packages is the lowest on any dual or quad non-chopper op amp.


The LT1112/LT1114 also provide a full set of matching specifications, facilitating their use in such matching dependent applications as two and three op amp instrumentation amplifiers.

Another set of specifications is furnished at ± 1 V supplies. This, combined with the low 320 μ A supply current per amplifier, allows the LT1112/LT1114 to be powered by two nearly discharged AA cells.


LT, LT, LTC and LTM are registered trademarks of Linear Technology Corporation.
 Productivity: U.S. Patents 4,413,855; 4,075,864 and 4,832,438.

TYPICAL APPLICATION

Dual Output, Buffered Reference (On Single 3V Supply)



Distribution of Input Offset Voltage (In All Packages)




SOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage	+20V
Differential Input Current (Note 2)	±10mA
Input Voltage (Equal to Supply Voltage)	-20V
Output Short-Circuit Duration	Indefinite
Operating Temperature Range	-65°C to 150°C
Storage Temperature (Soldering, 10 sec)	300°C
Operating Temperature Range (Note 1)	
LT1112AM/LT1112M	
LT1114AM/LT1114M (OBSOLETE)	-55°C to 125°C
LT1112AC/LT1112C/LT1112S8	
LT1114AC/LT1114C/LT1114S	-40°C to 85°C
LT1112/LT1114	-40°C to 85°C
LT1112MPS8	-55°C to 125°C


Specified Temperature Range (Note 12)

LT1112AM/LT1112M	
LT1114AM/LT1114M (OBSOLETE)	-55°C to 125°C
LT1112AC/LT1112C/LT1112S8	
LT1114AC/LT1114C/LT1114S	-40°C to 85°C
LT1112/LT1114	-40°C to 85°C
LT1112MPS8	-55°C to 125°C

PACKAGE/ORDER INFORMATIONT_{max} = 150°C, θ_{JA} = 133°C/WJ3 PACKAGE 8-LEAD CERDIP
T_{max} = 160°C, θ_{JA} = 301°C/W**OBSOLETE PACKAGE**

Consider the N8 Package for Alternate Source


ORDER PART NUMBER

LT1112ACN8
LT1112CN8
LT1112IN8LT1112AMJ8
LT1112MJ8T_{max} = 150°C, θ_{JA} = 150°C/W

ORDER PART NUMBER


LT1112S8
LT1112BS8
LT1112MPS8

S8 PART MARKING

1112
1112
1112M*T_{max} = 150°C, θ_{JA} = 110°C/WJ PACKAGE 14-LEAD CERDIP
T_{max} = 160°C, θ_{JA} = 60°C/W (J)**OBSOLETE PACKAGE**

Consider the N Package for Alternate Source

ORDER PART NUMBER

LT1114ACN
LT1114CN
LT1114INLT1114AMJ
LT1114MJT_{max} = 150°C, θ_{JA} = 150°C/W

ORDER PART NUMBER

LT1114S
LT1114IS

*TC Marking for parts specified with wider operating temperature ranges.

CRITICAL CHARACTERISTICS
 $V_S = \pm 15V$, $V_{CM} = 0V$, $T_a = 25^\circ C$, unless otherwise noted.

Q1. PARAMETER	CONDITIONS (Note 3)	LT1112AM/AC LT1114AM/AC			LT1112M/CA LT1114M/CA			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Input Offset Voltage	$V_S = \pm 1.0V$	20	60		25	60		μV
Long-Term Input Offset Voltage Stability		0.5			0.2			$\mu V/Mo$
Input Offset Current	LT1114S/LT1114IS	55	130		60	150		μA
Input Bias Current	LT1112S/LT1112IS	1.0	250		1.0	250		μA
Input Noise Voltage	$f = 10Hz$ to $10kHz$ (Note 10)	0.3	0.9		0.2	0.9		$\mu V/\sqrt{Hz}$
Input Noise Voltage (noise)	$f_{10} = 10Hz$ (Note 10) $f_{100} = 100Hz$ (Note 10)	16	28		10	25		$\mu V/\sqrt{Hz}$
Input Noise Current	$f = 10Hz$ to $10kHz$	0.5			0.2			$\mu A/\sqrt{Hz}$
Input Noise Current Density	$f = 10Hz$ $f = 1000Hz$		0.030 0.005			0.030 0.006		$\mu A/\sqrt{Hz}$
Input Voltage Range		± 13.5	± 14.5		± 13.5	± 14.5		V
Common Mode Rejection Ratio	$V_{CM} = \pm 14.5V$	120	136		115	136		dB
Power Supply Rejection Ratio	$V_{IN} = \pm 1.0V$ to $\pm 20V$	116	126		114	126		dB
Minimum Supply Voltage	(Note 5)	± 1.0			± 1.0			V
Input Resistance Differential Mode	(Note 4)	20	50		15	40		M Ω
Input Resistance Common Mode			500			700		G Ω
Large-Signal Voltage Gain	$V_S = \pm 12V$, $R_L = 10k\Omega$ $V_S = \pm 10V$, $R_L = 2k\Omega$	1000 800	5000 1500		300 600	5000 1300		Volts/V
Output Voltage Swing	$R_L = 10k\Omega$ $R_L = 2k\Omega$	± 13.0 ± 11.0	± 14.0 ± 12.4		± 13.0 ± 11.0	± 14.0 ± 12.4		V
Slew Rate		0.16	0.30		0.16	0.30		V/ μs
Gain-Bandwidth Product	$f_c = 10kHz$	450	750		450	750		kHz
Supply Current per Amplifier	$V_S = \pm 1.0V$	350	430		350	450		μA
Channel Separation	$f_0 = 10Hz$	150			150			dB
Offset Voltage Match	(Notes 6, 7)	35	100		40	130		μV
Noninverting Bias Current Match (Notes 5, 7)	LT1114S/LT1114IS	100	430		100	500		μA
Common Mode Rejection Match	(Notes 5, 8)	117	136		113	136		dB
Power Supply Rejection Match	(Notes 5, 8)	114	130		112	130		dB

CRITICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range of $-55^{\circ}\text{C} < T_A < 125^{\circ}\text{C}$, otherwise specifications are at $T_A = 25^{\circ}\text{C}$, $V_S = +15\text{V}$, unless otherwise noted.

IOL	PARAMETER	CONDITIONS (Note 3)	LT1112AMJ8 LT1114AMJ			LT1112MJ8-6PSS8 LT1114MJ			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
P	Input Offset Voltage	LT1112MPS8	\bullet	35	100	45	100	μV	
		$V_S = \pm 1.2\text{V}$	\bullet	90	220	70	150	μV	
		LT1112MPS2	\bullet	0.15	0.5	0.21	0.7	$\mu\text{V}/^{\circ}\text{C}$	
P	Average Input Offset Voltage Drift (Note 9)	LT1112MPS8	\bullet	0.15	0.5	0.21	0.7	$\mu\text{V}/^{\circ}\text{C}$	
		LT1112MPS2	\bullet	0.15	0.5	0.21	0.7	$\mu\text{V}/^{\circ}\text{C}$	
P	Input Offset Current		\bullet	80	400	100	500	pA	
			\bullet	± 100	± 600	170	800	pA	
P	Input Voltage Range		\bullet	± 13.5	± 14.2	± 13.5	± 14.2	V	
			\bullet	± 13.5	± 14.2	± 13.5	± 14.2	V	
P	Common Mode Rejection Ratio (Power Supply Rejection Ratio)	$V_{CM} = +13.5\text{V}$	\bullet	115	130	111	130	dB	
		$V_{CM} = +1.2\text{V}$ to 20V	\bullet	112	124	110	125	dB	
P	Large-Signal Voltage Gain	$V_{O1} = +12\text{V}$, $R_L = 10\text{k}\Omega$	\bullet	390	7500	400	2500	V/mV	
		$V_{O2} = +10\text{V}$, $R_L = 2\text{k}\Omega$	\bullet	290	600	170	600	V/mV	
P	Output Voltage Swing	$R_L = 10\text{k}\Omega$	\bullet	± 13.0	± 13.85	± 13.0	± 13.85	V	
			\bullet	0.17	0.22	0.12	0.27	$\text{V}/\mu\text{s}$	
P	Supply Current per Amplifier		\bullet	380	460	380	500	μA	
			\bullet	55	200	70	240	μV	
P	Offset Voltage Match (Note 6)	LT1112MPS8	\bullet	55	200	70	240	μV	
			\bullet	0.2	0.7	0.3	1.0	$\mu\text{V}/^{\circ}\text{C}$	
P	Offset Voltage Match Drift (Notes 5, 9)	LT1112MPS8	\bullet	0.2	0.7	0.3	1.0	$\mu\text{V}/^{\circ}\text{C}$	
			\bullet	0.2	0.7	0.3	1.0	$\mu\text{V}/^{\circ}\text{C}$	
P	Noninverting Bias Current Match	(Notes 6, 7)	\bullet	150	250	170	300	pA	
			\bullet	112	130	108	130	dB	
P	Common Mode Rejection Ratio (Power Supply Rejection Ratio)	(Notes 6, 8)	\bullet	112	130	108	130	dB	
		(Notes 6, 8)	\bullet	109	126	105	126	dB	

\bullet denotes the specifications which apply over the full operating temperature range of $0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$, otherwise specifications are at $T_A = 25^{\circ}\text{C}$, $V_S = +15\text{V}$, unless otherwise noted.

IOL	PARAMETER	CONDITIONS (Note 3)	LT1112ACN8 LT1114ACN			LT1112CN8/S8/IS8 LT1114CN/S/S			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
P	Input Offset Voltage	LT1112CN8	\bullet	27	100	30	125	μV	
		LT1112SS, LT1114CN/S	\bullet	35	125	45	150	μV	
		$V_S = \pm 1.2\text{V}$	\bullet	50	175	65	210	μV	
P	Average Input Offset Voltage Drift (Note 9)	LT1112CN8	\bullet	0.15	0.5	0.2	0.75	$\mu\text{V}/^{\circ}\text{C}$	
		LT1112SS, LT1114CN/S	\bullet	0.3	1.1	0.4	1.1	$\mu\text{V}/^{\circ}\text{C}$	
P	Input Offset Current	LT1114S	\bullet	50	220	70	300	pA	
			\bullet	90	420	90	420	pA	
P	Input Bias Current	LT1114S	\bullet	± 80	± 300	± 90	± 300	pA	
			\bullet	± 80	± 300	± 115	± 350	pA	
P	Input Voltage Range		\bullet	± 13.5	± 14.2	± 13.5	± 14.2	V	
			\bullet	± 13.5	± 14.2	± 13.5	± 14.2	V	
P	Common Mode Rejection Ratio (Power Supply Rejection Ratio)	$V_{CM} = +13.5\text{V}$	\bullet	118	133	115	133	dB	
		$V_{CM} = +1.2\text{V}$ to 20V	\bullet	114	125	112	125	dB	
P	Large-Signal Voltage Gain	$V_{O1} = +12\text{V}$, $R_L = 10\text{k}\Omega$	\bullet	800	4000	650	4000	V/mV	
		$V_{O2} = +10\text{V}$, $R_L = 2\text{k}\Omega$	\bullet	500	1300	400	1000	V/mV	
P	Output Voltage Swing	$R_L = 10\text{k}\Omega$	\bullet	± 13.0	± 13.9	± 13.0	± 13.9	V	
			\bullet	0.14	0.27	0.14	0.27	$\text{V}/\mu\text{s}$	

111200B

CRITICAL CHARACTERISTICS

The \bullet denotes the specifications which apply over the full operating temperature range of $0\text{ }^{\circ}\text{C} < T_A < 70\text{ }^{\circ}\text{C}$, otherwise specifications are at $T_A = 25\text{ }^{\circ}\text{C}$, $V_S = +15\text{V}$, unless otherwise noted.

DCL	PARAMETER	CONDITIONS (Note 3)	LT1112ACN8 LT1114ACN			LT1112CN8/S8/S8S LT1114CN/S/S/S			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
	Supply Current per Amplifier		\bullet	370	440		500	570	μA
	Offset Voltage Match (Note 6)	LT1112CN8 LT1112S8/S8, LT1114CN/S	\bullet	45	170	\bullet	60	240	μV
	Offset Voltage Match Drift (Notes 6, 7)	LT1112CN8 LT1112S8/S8, LT1114CN/S	\bullet	0.2	0.7	\bullet	0.4	1.6	$\mu\text{V}/^{\circ}\text{C}$
	Noninverting Bias Current Match (Notes 6, 7)	LT1114S/S	\bullet	120	600	\bullet	150	700	μA
3	Common Mode Rejection Ratio	(Notes 6, 8)	\bullet	114	134		109	124	dB
4	Power Supply Rejection Ratio	(Notes 6, 8)	\bullet	110	125		109	125	dB

\bullet denotes the specifications which apply over the full operating temperature range of $-40\text{ }^{\circ}\text{C} < T_A < 85\text{ }^{\circ}\text{C}$, otherwise specifications are at $T_A = 25\text{ }^{\circ}\text{C}$, $V_S = +15\text{V}$, unless otherwise noted. (Note 12)

DCL	PARAMETER	CONDITIONS (Note 3)	LT1112ACN8 LT1114ACN			LT1112CN8/IN8/S8/S8S LT1114CN/S/S/S			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
	Input Offset Voltage	LT1112CN8/IN8 LT1112S8/S8, LT1114CN/S/S	\bullet	30	110	\bullet	35	110	μV
		$V_S = \pm 1.2\text{V}$	\bullet	40	135	\bullet	45	160	μV
			\bullet	55	200	\bullet	60	240	μV
	Average Input Offset Voltage Drift	LT1112CN8/IN8 LT1112S8/S8, LT1114CN/S/S	\bullet	0.15	0.50	\bullet	0.20	0.75	$\mu\text{V}/^{\circ}\text{C}$
			\bullet	0.30	1.10	\bullet	0.40	1.30	$\mu\text{V}/^{\circ}\text{C}$
	Input Offset Current	LT1114S/S	\bullet	70	230	\bullet	55	400	μA
			\bullet			\bullet	110	600	μA
	Input Bias Current	LT1114S/S	\bullet	-110	-600	\bullet	-100	-350	μA
			\bullet			\bullet	-150	-600	μA
	Input Voltage Range		\bullet	± 13.5	± 14.1		± 13.5	± 14.1	V
	Common Mode Rejection Ratio	$V_{CM} = +13.5\text{V}$	\bullet	117	132		112	132	dB
	Power Supply Rejection Ratio	$V_S = +1.2\text{V}$ to $\pm 20\text{V}$	\bullet	113	125		111	125	dB
	Large-Signal Voltage Gain	$V_{IN} = \pm 12\text{V}$, $R_L = 10\text{k}\Omega$ $V_{IN} = \pm 10\text{V}$, $R_L = 2\text{k}\Omega$	\bullet	700	3300	\bullet	600	3300	V/mV
			\bullet	400	1100	\bullet	300	900	V/mV
	Output Voltage Swing	$R_L = 10\text{k}\Omega$	\bullet	± 13.0	± 13.85		± 13.0	± 13.85	V
	Slew Rate		\bullet	0.12	0.24		0.13	0.24	$\text{V}/\mu\text{s}$
	Supply Current per Amplifier		\bullet	370	450		570	570	μA
	Offset Voltage Match (Note 6)	LT1112CN8/IN8 LT1112S8/S8, LT1114CN/S/S	\bullet	50	180	\bullet	60	225	μV
			\bullet	60	230	\bullet	70	270	μV
	Offset Voltage Match Drift (Notes 6)	LT1112CN8/IN8 LT1112S8/S8, LT1114CN/S/S	\bullet	0.2	0.7	\bullet	0.3	1.6	$\mu\text{V}/^{\circ}\text{C}$
			\bullet	0.4	1.6	\bullet	0.5	1.8	$\mu\text{V}/^{\circ}\text{C}$
	Noninverting Bias Current Match (Notes 6, 7)	LT1114S/S	\bullet	140	660	\bullet	150	700	μA
			\bullet			\bullet	190	1300	μA
3	Common Mode Rejection Ratio	(Notes 6, 8)	\bullet	113	133		109	133	dB
	Power Supply Rejection Ratio	(Notes 6, 8)	\bullet	113	127		107	127	dB

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device performance and lifetime.

Differential input voltages greater than 1V will cause excessive current to flow through the input protection diodes unless limiting resistors are used.

Note 3: Typical parameters are defined as the 50% yield of parameter distributions of individual amplifiers; i.e., out of 100 LT1114s, ≈ 100 LT1112s, typically 240 μA (or 120) will be better than the indicated specification.

Note 4: The input bias current is guaranteed by design only, it is not tested.

CRITICAL CHARACTERISTICS

Offset voltage, input offset current, input impedance, and slew rate are listed at the minimum supply voltage.

Matching parameters are listed between amplifiers A and B, and between A and C on the LT1114, and between the amplifiers on the 2.

This parameter is the difference between two noninverting input inputs.

Δ CMRR and AFSRR are defined as A_{CMRR} and A_{FSRR} multiplied in μ V on the nominal load. The difference is due between the two inputs when $V_{CM} = 7.5V$. The input is connected

to the parameter is $\pm 100\Omega$ typical.


Note 10: These parameters are not tested. More than 99% of the op amps tested during product characterization have passed the maximum CMRR (100% based on 1kHz).

Note 11: The LT1112AC, LT1112C, LT1112CS, LT1112Z and LT1114C, LT1114C, LT1114S, LT1114L are guaranteed functional over the temperature range of $-40^{\circ}C$ to $85^{\circ}C$.

Note 12: The LT1112A, LT1112C, LT1112S, LT1114, and LT1114C, LT1114S are guaranteed to meet specified performance from $0^{\circ}C$ to $40^{\circ}C$ and are guaranteed to be extended and expected to meet specified performance from $-40^{\circ}C$ to $85^{\circ}C$, but are not tested or QA sampled at temperatures other than $0^{\circ}C$. LT1112L, LT1114L are guaranteed to meet specified performance from $-40^{\circ}C$ to $85^{\circ}C$.


TYPICAL PERFORMANCE CHARACTERISTICS

Input Bias and Offset Current, Noninverting Bias Current Match vs Temperature




LT1114-1PQ20

Input Bias Current Over Common Mode Range




LT1114-1PQ20

Distribution of Input Bias Current (In All Packages Except LT1114S)




LT1114-1PQ20

Drift with Temperature LT1112N8/J8, LT1114J




LT1114-1PQ20

Drift with Temperature LT1112S8, LT1114N/S



LT1114-1PQ20

Distribution of Offset Voltage at $V_S = -1.0V$ (In All Packages)




LT1114-1PQ20


LT1114-1PQ20

TYPICAL PERFORMANCE CHARACTERISTICS


Distribution of Offset Voltage Match




Distribution of Offset Voltage Match Drift (LT1112J8, LT1112N8, LT1114J Packages)




Distribution of Offset Voltage Match Drift (LT1112S8, LT1114N, LT1114S Packages)




Noise Spectrum




0.1Hz to 10Hz Noise




0.01Hz to 1Hz Noise




Warm-Up Drift



Long Term Stability of Three Representative Units




Supply Current per Amplifier vs Supply Voltage




AL PERFORMANCE CHARACTERISTICS

Minimum Supply Voltage vs Temperature Gain at Minimum Supply Voltage




LT1112/4-12015

Common Mode Range and Voltage Swing with Respect to Supply Voltages




LT1112/4-12011

Output Voltage Swing vs Load Current




LT1112/4-12018

Voltage Gain




LT1112/4-14019

Voltage Gain vs Frequency




LT1112/4-14020

Gain, Phase Shift vs Frequency




LT1112/4-14021

Common Mode Rejection vs Frequency




LT1112/4-14022

Power Supply Rejection vs Frequency



LT1112/4-14023

Channel Separation vs Frequency




LT1112/4-14024

LT1114




TYPICAL PERFORMANCE CHARACTERISTICS

Slew Rate, Gain-Bandwidth Product and Phase Margin vs Temperature




LT1112/LT1114

Closed-Loop Output Impedance




LT1112/LT1114

Capacitive Loading Handling




LT1112/LT1114

Small-Signal Transient Response




$V_1 = 1V$
 $t_r = 500ps$
 $t_f = 70ns$

Large-Signal Transient Response



$A_V = +1$
 $R_L = 10k$
 $C_L = 100pF$
 $V_S = \pm 15V$

Undistorted Output Voltage vs Frequency



LT1112/LT1114

APPLICATIONS INFORMATION

LT1112 dual and LT1114 quad in the plastic and DIP packages are pin compatible to and directly match the performance of such precision op amps as the OP-200, OP-297 duals and OP-400, OP-497, AD704 quads with the best price/performance.

LT1112 in the SS surface mount package has the same pin configuration, i.e., the same configuration as standard ceramic DIP packages.

LT1114 quad is offered in the narrow 16-pin surface mount package. All competitors are in the wide 16-pin package which occupies 1.8 times the area of the narrow package. The wide package is also 1.8 times thicker than the narrow package.

Inputs of the LT1112/1114 are protected with back-to-back diodes. In the voltage follower configuration, when the input is driven by a fast large signal pulse ($>1V$), the protection diodes effectively short the output to the input during slewing, and a current, limited only by the short-circuit protection, will flow through the

input. If a feedback resistor is recommended because it keeps the current below the short-circuit current limit, it will result in faster recovery and settling of the output.

The input voltage of the LT1112/1114 should never exceed the supply voltages by more than a diode drop. The example below shows that as the input exceeds the common mode range, the LT1112's


output clips cleanly, without any glitches or phase reversal. The OP-297 exhibits phase reversal. The photos also illustrate that both the input and output ranges of the LT1112 are within 800mV of the supplies. The effect of input and output overdrive on the other amplifiers in the LT1112 or LT1114 packages is negligible, as each amplifier is biased independently.

Advantages of Matched Dual and Quad Op Amps


In many applications, the performance of a system depends on the matching between two operational amplifiers rather than the individual characteristics of the two op amps. Two or three op amp instrumentation amplifiers, tracking voltage references and low drift active filters are some of the circuits requiring matching between two op amps.

The well-known triple op amp configuration illustrates these concepts. Output offset is a function of the difference between the offsets of the two halves of the LT1112. This error cancellation principle holds for a considerable number of input referred parameters in addition to offset voltage and its drift with temperature. Input bias current will be the average of the two noninverting input currents (I_B^+). The difference between these two currents (ΔI_B^+) is the offset current of the instrumentation amplifier. Common mode and power supply rejections will be dependent only on the match between the two amplifiers (assuming perfect resistor matching).


Voltage Follower with Input Exceeding the Common Mode Range ($V_S = \pm 5V$)



INPUT — 2V Sine Wave




LT1112 Output



OP-297 Output

APPLICATIONS INFORMATION

Three Op Amp Instrumentation Amplifier



concepts of common mode and power supply rejection ratio match (ΔCMRR and ΔPSRR) are best demonstrated with a numerical example:

- some $\text{CMRR}_A = +1\mu\text{V}/\text{V}$ or 120dB
- and $\text{CMRR}_B = +0.75\mu\text{V}/\text{V}$ or 122.5dB,
- then $\Delta\text{CMRR} = 0.25\mu\text{V}/\text{V}$ or 132dB;
- $\text{CMRR}_E = -0.75\mu\text{V}/\text{V}$ which is still 122.5dB,
- then $\Delta\text{CMFR} = 1.75\mu\text{V}/\text{V}$ or 115dB.

Only the LT1112/LT1114, by specifying and guaranteeing all of these matching parameters, can significantly improve the performance of matching-dependent circuits.

Typical performance of the instrumentation amplifier:

- Input offset voltage = $25\mu\text{V}$
- Offset voltage drift = $0.3\mu\text{V}/^\circ\text{C}$
- Input bias current = 80pA
- Input offset current = 100pA
- Input resistance = $800\text{C}\Omega$
- Input noise = $0.42\mu\text{V}/\sqrt{\text{Hz}}$


When the instrumentation amplifier is used with high impedance sources, the LT1114 is recommended because its CMRR vs. frequency performance is better than the LT1112's. For example, with two matched 1M Ω source resistors, CMRR at 100Hz is 100dB with the LT1114, 76dB with the LT1112.

This difference is explained by the fact that capacitance between adjacent pins on an IC package is about 0.25pF (including package, socket and PC board trace capacitances).

On the dual op amp package, positive input A is next to the V₊ pin (AC ground), while positive input B has no AC ground pin adjacent to it, resulting in a 0.25pF input capacitance mismatch. At 100Hz, 0.25pF represents a $6.4 \cdot 10^9$ input impedance mismatch, which is only 76dB higher than the 1M Ω source resistors.


On the quad package, all four inputs are adjacent to a power supply terminal—therefore, there is no mismatch.

SCHEMATIC DIAGRAM (1/2 LT1112, 1/4 LT1114)




PACKAGE DESCRIPTION

J8 Package
8-Lead CERDIP (Narrow .300 Inch, Hermetic)
 (Reference LTC DWG # 05-08-1110)




J Package
14-Lead CERDIP (Narrow .300 Inch, Hermetic)
 (Reference LTC DWG # 05-08-1110)



OBSOLETE PACKAGES


PACKAGE DESCRIPTION

N8 Package
8-Lead PDIP (Narrow .300 Inch)
 (Reference: TC DWG = 05-08-1310)



NOTE:
 1. DIMENSIONS ARE INCHES / MILLIMETERS
 *THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
 MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)


N Package
14-Lead PDIP (Narrow .300 Inch)
 (Reference: TC DWG = 05-03-1310)




NOTE:
 1. DIMENSIONS ARE INCHES / MILLIMETERS
 *THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
 MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 INCH (0.254mm)

PACKAGE DESCRIPTION

S8 Package
8-Lead Plastic Small Outline (Narrow .150 Inch)
 (Reference LID DWG # 05-08-1610)




S Package
16-Lead Plastic Small Outline (Narrow .150 Inch)
 (Reference LID DWG # 05-08-1610)



TYPICAL APPLICATION

Dual Buffered $\pm 0.517V$ Reference Powered by Two AA Batteries



TOTAL SUPPLY CURRENT = 700 μ A
 WORKS WITH BATTERIES DISCHARGED TO 1.3V
 AT $\pm 1.5V$: MAXIMUM LOAD CURRENT = 300 μ A
 CAN BE INCREASED WITH OPTIONAL R_x, R_y
 AT $R_x = R_y = 750\Omega$ LOAD CURRENT = 2mA
 TEMPERATURE COEFFICIENT LIMITED BY REFERENCE = 20ppm/ $^{\circ}C$

LT1114-102


RELATED PARTS

NUMBER	DESCRIPTION	COMMENTS
	Rail-to-Rail Output, Picoamp Input Precision Op Amp	SOT-23
LT1882	Dual/Quad Rail-to-Rail Output, Picoamp Input Precision Op Amp	Clamp Up to 1000 μ F
LT1885	Dual/Quad Rail-to-Rail Output, Picoamp Input Precision Op Amp	9.5nV/√Hz Input Noise
LT6012	Dual/Quad Rail-to-Rail Output, Picoamp Input Precision Op Amp	~35 μ A Supply Current, 14nV/√Hz



DECADE COUNTER WITH 10 DECODED OUTPUTS

- MEDIUM SPEED OPERATION :
10 MHz (Typ.) at $V_{DD} = 10V$
- FULLY STATIC OPERATION
- STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
- QUIESCENT CURRENT SPECIFIED UP TO 20V
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT LEAKAGE CURRENT
 $I_l = 100nA$ (MAX) AT $V_{DD} = 18V$ $T_A = 25^\circ C$
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B "STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"



ORDER CODES


PACKAGE	TUBE	T & R
DIP	HCF4017BEY	
SOP	HCF4017BM1	HCF4017M013TR

DESCRIPTION


The HCF4017B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. The HCF4017B is 5-stage Johnson counter having 10 decoded outputs. Inputs include a CLOCK, a RESET, and a CLOCK INHIBIT signal. Schmitt trigger action in the clock input circuit provides pulse shaping that allows unlimited clock input pulse rise and fall times. This counter is advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter advanced via the clock line is inhibited

when the CLOCK INHIBIT signal is high. A high RESET signal clears the counter to its zero count. Use of the Johnson decade-counter configuration permits high speed operation, 2-input decimal decode gating and spike-free decoded outputs. Anti-lock gating is provided, thus assuring proper counting sequence. The decoded outputs are normally low and go high only at their respective decoded time slot. Each decoded output remains high for one full clock cycle. A CARRY - OUT signal completes one cycle every 10 clock input cycles and is used to ripple-clock the succeeding device in a multi-device counting chain.

PIN CONNECTION




INPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
3, 2, 4, 7, 10, 1, 5, 6, 9, 11	0 to 9	Decoded Decimal Output
14	CLOCK	Clock Input
13	CLOCK INHIBIT	Clock Inhibit Input
15	RESET	Reset Input
12	CARRY OUT	Carry Output
8	V _{SS}	Negative Supply Voltage
16	V _{DD}	Positive Supply Voltage

FUNCTIONAL DIAGRAM




TRUTH TABLE

CLOCK	CLOCK INHIBIT	RESET	DECODED OUTPUT
X	X	H	Q ₀
L	X	L	Q _n
X	H	L	Q _n
⎓	L	L	Q _{n+1}
⎓	L	L	Q _n
H	⎓	L	Q _n
H	⎓	L	Q _{n+1}


X : Don't Care
Q_n : No Change

LOGIC DIAGRAM



This logic diagram has not been used to estimate propagation delays

TIMING CHART



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	-0.5 to +22	V
V_I	DC Input Voltage	-0.5 to $V_{DD} + 0.5$	V
I_I	DC Input Current	± 10	mA
P_D	Power Dissipation per Package	200	mW
	Power Dissipation per Output Transistor	100	mW
T_{op}	Operating Temperature	-55 to +125	$^{\circ}$ C
T_{stg}	Storage Temperature	-65 to +150	$^{\circ}$ C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

All voltage values are referred to V_{SS} pin voltage.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	3 to 20	V
V_I	Input Voltage	C to V_{DD}	V
T_{op}	Operating Temperature	-55 to 125	$^{\circ}$ C

DC SPECIFICATIONS

Symbol	Parameter	Test Condition				Value						Unit	
		V _i (V)	V _o (V)	I _o (μ A)	V _{DD} (V)	T _A = 25°C			-40 to 85°C		-55 to 125°C		
						Min.	Typ.	Max.	Min.	Max.	Min.		Max.
I _L	Quiescent Current	0/5			5		0.04	5		150		150	μ A
		0/10			10		0.04	10		300		300	
		0/15			15		0.04	20		600		600	
		0/20			20		0.08	100		3000		3000	
V _{O_H}	High Level Output Voltage	0/5		<1	5	4.95			4.95		4.95		V
		0/10		<1	10	9.95			9.95		9.95		
		0/15		<1	15	14.95			14.95		14.95		
V _{O_L}	Low Level Output Voltage	5/0		<1	5		0.05			0.05		0.05	V
		10/0		<1	10		0.05			0.05		0.05	
		15/0		<1	15		0.05			0.05		0.05	
V _{I_H}	High Level Input Voltage		0.5/4.5	<1	5	3.5			3.5		3.5		V
			1/9	<1	10	7			7		7		
			1.5/13.5	<1	15	11			11		11		
V _{I_L}	Low Level Input Voltage		4.5/0.5	<1	5			1.5		1.5		1.5	V
			9/1	<1	10			3		3		3	
			13.5/1.5	<1	15			4		4		4	
I _{O_H}	Output Drive Current	0/5	2.5	<1	5	-1.36	-3.2		-1.1		-1.1		mA
		0/5	4.6	<1	5	-0.44	-1		-0.36		-0.36		
		0/10	9.5	<1	10	-1.1	-2.6		-0.9		-0.9		
		0/15	13.5	<1	15	-3.0	-6.8		-2.4		-2.4		
I _{O_L}	Output Sink Current	0/5	0.4	<1	5	0.44	1		0.36		0.36		mA
		0/10	0.5	<1	10	1.1	2.6		0.9		0.9		
		0/15	1.5	<1	15	3.0	6.8		2.4		2.4		
I _I	Input Leakage Current	0/18	Any Input		18		$\pm 10^{-5}$	± 0.1		± 1		± 1	μ A
C _I	Input Capacitance		Any Input				5	7.5					pF

The Noise Margin for both "1" and "0" level is: 1V min. with V_{DD}=5V, 2V min. with V_{DD}=10V, 2.5V min. with V_{DD}=15V

DYNAMIC ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}\text{C}$, $C_L = 50\text{pF}$, $R_L = 200\text{K}\Omega$, $t_r = t_f = 20\text{ ns}$)


Symbol	Parameter	Test Condition		Value (*)			Unit
		V_{DD} (V)		Min.	Typ.	Max.	
CLOCKED OPERATION							
t_{PLH} , t_{PHL}	Propagation Delay Time (decode out)	5			325	650	ns
		10			135	270	
		15			85	170	
	Propagation Delay Time (carry out)	5			300	600	ns
		10			125	250	
		15			80	160	
t_{TRH} , t_{TLH}	Transition Time (carry out or decoded out lines)	5			100	200	ns
		10			50	100	
		15			40	80	
f_{CL} (1)	Maximum Clock Input Frequency	5		2.5	5	5	MHz
		10		5	10		
		15		5.5	11		
t_w	Minimum Clock Pulse Width	5			100	200	ns
		10			45	90	
		15			30	60	
t_r , t_f	Clock Input Rise or Fall Time	5		unlimited			μs
		10					
		15					
t_{setup}	Data Setup Time Minimum Clock Inhibit	5			115	230	ns
		10			50	100	
		15			35	75	
RESET OPERATION							
t_{PLH} , t_{PHL}	Propagation Delay Time (carry out or decoded out lines)	5			265	530	ns
		10			115	230	
		15			85	170	
t_w	Minimum Reset Pulse Width	5			130	260	ns
		10			55	110	
		15			30	60	
t_{REM}	Minimum Reset Removal Time	5			200	400	ns
		10			140	280	
		15			75	150	

(*) Typical temperature coefficient for all V_{DD} value is 0.3 %/°C.

(1) Measured with respect to carry out line.


TYPICAL APPLICATIONS

DIVIDE BY N COUNTER(N ≤ 10) WITH DECODED OUTPUTS




When the Nth decoded output is reached (Nth clock pulse) the S-R flip-flop (constructed from two NOR gates of the HCF4001B) generates a reset pulse which clears the HCF4017B to its zero count. At this time, if the Nth decoded output is greater than or equal to 6, the C_{OUT} line goes high to clock the next HCF4017B counter section. The "0" decoded output also goes high at this time. Coincidence of the clock low and decoded "0" output high resets the S-R flip-flop to enable the HCF4017B. If the Nth decoded output is less than 6, the C_{OUT} line will not go high and, therefore, cannot be used. In this case "0" decoded output may be used to perform the clocking function for the next counter.

TEST CIRCUIT




CL = 50pF or equivalent (includes jig and probe capacitance)
 RL = 200KΩ
 T = Z_{OUT} of pulse generator (typically 50Ω)


WAVEFORM 1 : PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)




WAVEFORM 2 : MINIMUM SETUP TIME (CLOCK INHIBIT TO CLOCK) (f=1MHz; 50% duty cycle)



WAVEFORM 3 : PROPAGATION DELAY TIMES, MINIMUM RESET PULSE WIDTH (f=1MHz; 50% duty cycle)




WAVEFORM 4 : MINIMUM SETUP TIME (CLOCK TO CLOCK INHIBIT) (f=1MHz; 50% duty cycle)




Plastic DIP-16 (0.25) MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
B	0.77		1.65	0.030		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
e		2.54			0.100	
e3		17.78			0.700	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050



SO-16 MECHANICAL DATA

DIM.	mm.			Inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A			1.75			0.068
a1	0.1		0.2	0.003		0.007
a2			1.65			0.064
b	0.35		0.46	0.013		0.018
b1	0.19		0.25	0.007		0.010
C		0.5			0.019	
c1	45° (typ.)					
D	9.8		10	0.385		0.393
E	5.8		6.2	0.228		0.244
e		1.27			0.050	
e3		8.89			0.350	
F	3.8		4.0	0.149		0.157
G	4.6		5.3	0.181		0.208
L	0.5		1.27	0.019		0.050
M			0.62			0.024
S	8° (max.)					



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom

© <http://www.st.com>



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.

LM555 Timer

General Description

The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free-running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output circuit can source or sink up to 200mA or drive TTL circuits.


Features

- Direct replacement for SE555/NE555
- Timing from microseconds through hours
- Operates in both astable and monostable modes
- Adjustable duty cycle
- Output can source or sink 200 mA
- Output and supply TTL compatible
- Temperature stability better than 0.005% per °C
- Normally on and normally off output
- Available in 8-pin MSOP package

Applications

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- Pulse position modulation
- Linear ramp generator


Schematic Diagram



DS007851-1

Connection Diagram

Dual-In-Line, Small Outline
and Molded Mini Small Outline Packages:



DS90C0151-3

Top View

Ordering Information

Package	Part Number	Package Marking	Media Transport	NSC Drawing
8-Pin SOIC	LM555CM	LM555CM	Reels	M08A
	LM555CMX	LM555CM	2.5k Units Tape and Reel	
8-Pin MSOP	LM555CMM	Z55	1k Units Tape and Reel	MJA00A
	LM555CMX	Z55	3.5k Units Tape and Reel	
6-Pin PDIP	LM555CN	LM555CN	Reels	N08E

absolute Maximum Ratings (Note 2)

Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Representatives for availability and specifications.

Supply Voltage	-18V
Power Dissipation (Note 3)	
LM555CM, LM555CN	1160 mW
LM555CMM	613 mW
Operating Temperature Ranges	
LM555C	0°C to +70°C
Operating Temperature Range	-65°C to +150°C

Soldering Information

Dual-In-Line Package

Soldering (10 Seconds) 260°C

Small Outline Packages

ESQIC and MSOP1

Vapor Phase (60 Seconds) 215°C

Infrared (15 Seconds) 220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics (Notes 1, 2)

$T_A = 25^\circ\text{C}$, $V_{CC} = +5\text{V}$ to $+15\text{V}$, unless otherwise specified

Parameter	Conditions	Limits			Units
		Min	Typ	Max	
Supply Voltage		4.5		18	V
Supply Current	$V_{CC} = 5\text{V}$, $R_L = \infty$ $V_{CC} = 15\text{V}$, $R_L = \infty$ (Low State) (Note 4)		3 12	6 12	μA
Timing Error, Monostable			1		%
Timing Accuracy			50		ppm/°C
Drift with Temperature	$R_A = 1\text{k}$ to $100\text{k}\Omega$, $C = 0.1\mu\text{F}$, (Note 5)				%
Accuracy over Temperature			1.5		%
Drift with Supply			0.1		%/V
Timing Error, Astable			2.25		%
Timing Accuracy			150		ppm/°C
Drift with Temperature	$R_A, R_B = 1\text{k}$ to $100\text{k}\Omega$, $C = 0.1\mu\text{F}$, (Note 5)				%
Accuracy over Temperature			3.0		%
Drift with Supply			0.30		%/V
Threshold Voltage			0.667		$\times V_{CC}$
Control Voltage	$V_{CC} = 15\text{V}$ $V_{CC} = 5\text{V}$		5 1.67		V
Control Current			0.5	0.9	μA
Reference Voltage		0.4	0.5	1	V
Control Current			0.1	0.4	mA
Threshold Current	(Note 6)		0.1	0.25	μA
Control Voltage Level	$V_{CC} = 15\text{V}$ $V_{CC} = 5\text{V}$	9 2.6	10 3.33	11 4	V
Output Leakage (Output High)			1	100	nA
Output Sat. (Note 7)					
Output Low	$V_{CC} = 15\text{V}$, $I_O = 15\text{mA}$		180		mV
Output Low	$V_{CC} = 4.5\text{V}$, $I_O = 4.5\text{mA}$		80	200	mV

Electrical Characteristics (Notes 1, 2) (Continued)

($T_A = 25^\circ\text{C}$, $V_{CC} = +15\text{V}$ to $+15\text{V}$, unless otherwise specified)

Parameter	Conditions	Limits LM555C			Units
		Min	Typ	Max	
Output Voltage Drop (Low)	$V_{CC} = 15\text{V}$				
	$I_{O(max)} = 10\text{mA}$		0.1	0.25	V
	$I_{O(max)} = 50\text{mA}$		0.4	0.75	V
	$I_{O(max)} = 100\text{mA}$		2	2.5	V
	$I_{O(max)} = 200\text{mA}$		2.5		V
	$V_{CE} = 5\text{V}$				
Output Voltage Drop (High)	$I_{O(max)} = 200\text{mA}$, $V_{CC} = 15\text{V}$		12.5		V
	$I_{O(max)} = 100\text{mA}$, $V_{CC} = 15\text{V}$	12.75	13.5		V
	$V_{CE} = 5\text{V}$	2.75	3.3		V
Rise Time of Output			100		ns
Fall Time of Output			100		ns

Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended, but do not guarantee specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which may include specific performance limits. The assumption that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given; however, the typical value is a good indication of device performance.

Note 3: For operating at elevated temperatures the device must be derated above 25°C based on a -150°C maximum junction temperature and a thermal resistance of 100°C/W (DIP), 170°C/W (SO-8), and 20°C/W (MSOP) junction to air lead.

Note 4: Supply current when output high typically 1mA less at $V_{CE} = 5\text{V}$.

Note 5: Tested at $V_{CC} = 5\text{V}$ and $V_{CE} = 10\text{V}$.


Note 6: This will determine the maximum value of $R_A + R_B$ for 10% operation. The maximum total $(R_A + R_B)$ is $20\text{M}\Omega$.

Note 7: No protection against excessive pin 7 current is necessary providing the package dissipation rating will not be exceeded.


Note 8: Refer to RPT0555X drawing of military LM555H and LM555J versions for specifications.

Typical Performance Characteristics


Minimum Pulse Width Required for Triggering




Supply Current vs. Supply Voltage




Output Voltage vs. Output Source Current




Low Output Voltage vs. Output Sink Current



Output Voltage vs. Output Sink Current




Low Output Voltage vs. Output Sink Current




Typical Performance Characteristics (Continued)


Output Propagation Delay vs. Voltage Level of Trigger Pulse




Output Propagation Delay vs. Voltage Level of Trigger Pulse



Discharge Transistor (Pin 7) Voltage vs. Sink Current



Discharge Transistor (Pin 7) Voltage vs. Sink Current



Applications Information

MONOSTABLE OPERATION

In monostable operation, the timer functions as a one-shot multivibrator. The external capacitor is initially held discharged by a transistor inside the timer. Upon application of a negative-going trigger pulse of less than $1/3 V_{CC}$ to pin 2, the flip-flop which both releases the short circuit across the capacitor and drives the output high.





FIGURE 1. Monostable

After the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit so long as the trigger input is returned high at least $10\mu s$ before the end of the timing interval. However the circuit can be reset at any time by the application of a negative pulse to the TRIGGER terminal (pin 2). The output will then remain in the low state until a trigger pulse is again applied.



5V
0.1 ms/DIV
1kΩ
1µF

Top Trace: Input 5V/Div.
Middle Trace: Output 5V/Div.
Bottom Trace: Capacitor Voltage 2V/Div.

FIGURE 2. Monostable Waveforms

If the reset function is not in use, it is recommended that it be connected to V_{CC} to avoid any possibility of false triggering.

Figure 3 is a nomograph for easy determination of R_A , C values for various time delays.

NOTE: In monostable operation, the trigger should be driven high before the end of timing cycle.




FIGURE 3. Time Delay

ASTABLE OPERATION

If the circuit is connected as shown in Figure 4 (pins 2 and 6 connected) it will trigger itself and free run as a multivibrator. The external capacitor charges through $R_A + R_B$ and discharges through R_B . Thus the duty cycle may be precisely set by the ratio of these two resistors.





FIGURE 4. Astable

In this mode of operation, the capacitor charges and discharges between $1/3 V_{CC}$ and $2/3 V_{CC}$. As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

Applications Information (Continued)

Figure 5 shows the waveforms generated in this mode of operation.



$V_{CC} = 5V$
 TIME = 20 μ s/DIV
 $R_A = 3.9k\Omega$
 $R_B = 3k\Omega$
 $C = 0.01\mu F$

Top Trace: Output 5V/DIV
 Bottom Trace: Capacitor Voltage 1V/DIV

FIGURE 5. Astable Waveforms

The charge time (output high) is given by:

$$t_1 = 0.693 (R_A + R_B) C$$

And the discharge time (output low) is:

$$t_2 = 0.693 (R_B) C$$

Thus the total period is:

$$T = t_1 + t_2 = 0.693 (R_A + 2R_B) C$$

The frequency of oscillation is:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B) C}$$

Figure 6 may be used for quick determination of these RC values.

The duty cycle is:

$$D = \frac{R_B}{R_A + 2R_B}$$





FIGURE 6. Free Running Frequency

FREQUENCY DIVIDER

The monostable circuit of Figure 1 can be used as a frequency divider by adjusting the length of the timing cycle. Figure 7 shows the waveforms generated in a divide by three circuit.



$V_{CC} = 5V$
 TIME = 20 μ s/DIV
 $R_A = 9.1k\Omega$
 $C = 0.01\mu F$

Top Trace: Input 4V/DIV
 Middle Trace: Output 2V/DIV
 Bottom Trace: Capacitor 2V/DIV

FIGURE 7. Frequency Divider

PULSE WIDTH MODULATOR

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to pin 5. Figure 8 shows the circuit, and in Figure 9 are some waveform examples.





FIGURE 8. Pulse Width Modulator



$V_{CC} = 5V$
 TIME = 0.2 ms/DIV
 $R_A = 9.1k\Omega$
 $C = 0.01\mu F$

Top Trace: Modulation 1V/DIV
 Bottom Trace: Output Voltage 2V/DIV

FIGURE 9. Pulse Width Modulator

Applications Information (Continued)

PULSE POSITION MODULATOR

This application uses the timer connected for astable operation as in Figure 10, with a modulating signal again applied to control voltage terminal. The pulse position varies with modulating signal, since the threshold voltage and hence the delay is varied. Figure 11 shows the waveform and for a triangle wave modulation signal.





FIGURE 10. Pulse Position Modulator



V
0.1 ms/DIV
kΩ
Ω
μF

Top Trace: Modulation Input 1V/Div.
Bottom Trace: Output 2V/Div.

FIGURE 11. Pulse Position Modulator

RAMP

the pull-up resistor, R_{pu} , in the monostable circuit is replaced by a constant current source, a linear ramp is generated. Figure 12 shows a circuit configuration that will perform this function.





FIGURE 12.

Figure 13 shows waveforms generated by this linear ramp. The time interval is given by:

$$T = \frac{2/3 V_{CC} R_E (R_1 + R_2) C}{R_1 V_{CC} - V_{BE} (R_1 + R_2)}$$

$$V_{BE} \approx 0.6V$$

$$V_{RE} \approx 0.6V$$



VCC = 5V
TIME = 20μs/DIV.
R1 = 47kΩ
R2 = 100kΩ
RE = 2.7 kΩ
C = 0.01 μF

Top Trace: Input 3V/Div.
Middle Trace: Output 5V/Div.
Bottom Trace: Capacitor Voltage 1V/Div

FIGURE 13. Linear Ramp

Applications Information (Continued)


50% DUTY CYCLE OSCILLATOR

For a 50% duty cycle, the resistors R_A and R_B may be connected as in Figure 14. The time period for the output high is the same as previous, $t_1 = 0.693 R_A C$. For the output low it is,

$$\left[(R_A R_B) / (R_A + R_B) \right] C \ln \left[\frac{R_B - 2R_A}{2R_B - R_A} \right]$$

Thus the frequency of oscillation is

$$f = \frac{1}{t_1 + t_2}$$



DS027054-1F

FIGURE 14. 50% Duty Cycle Oscillator

Note that this circuit will not oscillate if R_B is greater than $1/2 R_A$ because the junction of R_A and R_B cannot bring pin 2 down to $1/3 V_{CC}$ and trigger the lower comparator.



ADDITIONAL INFORMATION

Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is $0.1\mu\text{F}$ in parallel with $1\mu\text{F}$ electrolytic.





Lower comparator storage time can be as long as $10\mu\text{s}$ when pin 2 is driven fully to ground for triggering. This limits the monostable pulse width to $10\mu\text{s}$ minimum.

Delay time reset to output is $0.47\mu\text{s}$ typical. Minimum reset pulse width must be $0.3\mu\text{s}$, typical.

Pin 7 current switches within 30ns of the output (pin 3) voltage.




Small Outline Package (M)
NS Package Number M08A



8-Lead (0.118" Wide) Molded Mini Small Outline Package
NS Package Number MUA08A

Physical Dimensions inches (millimeters) unless otherwise noted. (Continued)



Molded Dual-In-Line Package (N)
NS Package Number N08E

1999 (REV. 7)

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which: (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

National Semiconductor Corporation Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com
www.national.com

National Semiconductor Europe
Fax: +49 (0) 180 530 85 86
Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group
Tel: 65-2544466
Fax: 65-2504468
Email: ap.support@nsc.com

National Semiconductor Japan Ltd.
Tel: 81-3-5639-7560
Fax: 81-3-5639-7507

LM3914 Dot/Bar Display Driver

General Description

The LM3914 is a monolithic integrated circuit that senses analog voltage levels and drives 10 LEDs, providing a linear analog display. A single pin changes the display from a moving dot to a bar graph. Current drive to the LEDs is regulated and programmable, eliminating the need for resistors. This feature is one that allows operation of the whole system from less than 3V.

The circuit contains its own adjustable reference and accurate 10-step voltage divider. The low-bias-current input buffer accepts signals down to ground, or V_{CC} , yet needs no protection against inputs of 35V above or below ground. The buffer drives 10 individual comparators referenced to the precision divider. Indication non-linearity can thus be held typically to $\frac{1}{2}\%$, even over a wide temperature range.

Versatility was designed into the LM3914 so that controller, visual alarm, and expanded scale functions are easily added on to the display system. The circuit can drive LEDs of many colors, or low current incandescent lamps. Many LM3914s can be "chained" to form displays of 20 to over 100 segments. Both ends of the voltage divider are externally available so that 2 drivers can be made into a zero-center meter.

The LM3914 is very easy to apply as an analog meter circuit. A 1.2V full-scale meter requires only 1 resistor and a single 3V to 15V supply in addition to the 10 display LEDs. If the 1 resistor is a pot, it becomes the LED brightness control. The simplified block diagram illustrates this extremely simple external circuitry.

When in the dot mode, there is a small amount of overlap or "fade" (about 1 mV) between segments. This assures that at no time will all LEDs be "OFF", and thus any ambiguous display is avoided. Various novel displays are possible.

Much of the display flexibility derives from the fact that all outputs are individual, DC regulated currents. Various effects can be achieved by modulating these currents. The individual outputs can drive a transistor as well as a LED at the same time, so controller functions including "staging" control can be performed. The LM3914 can also act as a programmer, or sequencer.


The LM3914 is rated for operation from 0°C to +70°C. The LM3914N is available in an 18-lead molded (N) package.

The following typical application illustrates adjusting of the reference to a desired value, and proper grounding for accurate operation, and avoiding oscillations.

Features

- Drives LEDs, LCDs or vacuum fluorescent
- Bar or dot display mode externally selectable by user
- Expandable to displays of 100 steps
- Internal voltage reference from 1.2V to 12V
- Operates with single supply of less than 3V
- Inputs operate down to ground
- Output current programmable from 2 mA to 30 mA
- No multiplex switching or interaction between outputs
- Input withstands $\pm 35V$ without damage or false outputs
- LED driver outputs are current regulated, open-collector
- Outputs can interface with TTL or CMOS logic
- The internal 10-step divider is floating and can be referenced to a wide range of voltages

Typical Applications



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Dissipation (Note 5)	
Molded DIP (IN)	1365 mW
Supply Voltage	25V
Voltage on Output Drivers	25V
Input Signal Overvoltage (Note 3)	±35V
Divider Voltage	-100 mV to V+
Reference Load Current	10 mA

Storage Temperature Range -55°C to +150°C

Soldering Information

Dual-In-Line Package	
Soldering (10 seconds)	260°C
Plastic Chip Carrier Package	
Vapor Phase (60 seconds)	215°C
Infrared (15 seconds)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics (Notes 1 and 3)

Parameter	Conditions (Note 1)	Min	Typ	Max	Units	
COMPARATOR						
Offset Voltage, Buffer and First Comparator	$0V \leq V_{ILO} - V_{IHI} \leq 12V$, $I_{LED} = 1 mA$		3	10	mV	
Offset Voltage, Buffer and Any Other Comparator	$0V \leq V_{ILO} - V_{IHI} \leq 12V$, $I_{LED} = 1 mA$		3	15	mV	
Gain ($\Delta I_{LED} / \Delta V_{IN}$)	$I_{L(REF)} = 2 mA$, $I_{LED} = 10 mA$	3	6		mA/mV	
Input Bias Current (at Pin 5)	$0V \leq V_{IN} \leq V^+ - 1.5V$		25	100	nA	
Input Signal Overvoltage	No Change in Display	-35		35	V	
VOLTAGE-DIVIDER						
Divider Resistance	Total, Pin 6 to 4	6	12	17	kΩ	
Accuracy	(Note 2)		0.5	2	%	
VOLTAGE REFERENCE						
Output Voltage	$0.1 mA \leq I_{L(REF)} \leq 4 mA$, $V^+ - V_{LED} = 5V$	1.2	1.28	1.34	V	
Line Regulation	$3V \leq V^+ \leq 18V$		0.01	0.03	%/V	
Load Regulation	$0.1 mA \leq I_{L(REF)} \leq 4 mA$, $V^+ - V_{LED} = 5V$		0.4	2	%	
Output Voltage Change with Temperature	$0^\circ C \leq T_A \leq +70^\circ C$, $I_{L(REF)} = 1 mA$, $V^+ = 5V$		1		%	
Adjust Pin Current			75	120	μA	
OUTPUT DRIVERS						
LED Current	$V^+ - V_{LED} = 5V$, $I_{L(REF)} = 1 mA$	7	10	13	mA	
LED Current Difference (Between Largest and Smallest LED Currents)	$V_{LED} = 5V$	$I_{LED} = 2 mA$		0.12	0.4	mA
		$I_{LED} = 20 mA$		1.2	3	
LED Current Regulation	$2V \leq V_{LED} \leq 17V$	$I_{LED} = 2 mA$		0.1	0.25	mA
		$I_{LED} = 20 mA$		1	3	
Dropout Voltage	$I_{LED(ON)} = 20 mA$, $V_{LED} = 5V$, $\Delta I_{LED} = 2 mA$			1.5	V	
Saturation Voltage	$I_{LED} = 2.0 mA$, $I_{L(REF)} = 0.4 mA$		0.15	0.4	V	
Output Leakage, Each Collector	(Bist Mode) (Note 4)		0.1	10	μA	

Electrical Characteristics (Note 1) (Continued)

Parameter	Conditions (Note 1)	Min	Typ	Max	Units	
OUTPUT DRIVERS (Continued)						
Output Leakage	(Dot Mode) (Note 4)	Pins 10–18		0.1	10	μA
		Pin 1	80	150	450	μA
SUPPLY CURRENT						
Standby Supply Current (All Outputs Off)	$V^+ = 5\text{V}$, $I_{L(REF)} = 0.2\text{mA}$		2.4	4.2	mA	
	$V^+ = 20\text{V}$, $I_{L(REF)} = 1.0\text{mA}$		6.1	9.2	mA	

Note 1: Unless otherwise stated, all specifications apply with the following conditions:

$3\text{V}_{DD} \leq V^+ \leq 20\text{V}_{DD}$ $V_{DD} = V_{DD1} = V_{DD2} \leq (V^+ - 1.5\text{V})$
 $3\text{V}_{DD} \leq V_{LED} \leq V^+$ $0\text{V} \leq V_{BI} \leq V^+ - 1.5\text{V}$
 $-0.015\text{V} \leq V_{ADJ} \leq 12\text{V}_{DD}$ $T_A = +25^\circ\text{C}$, $I_{L(REF)} = 0.2\text{mA}$, $V_{REF} = 3.0\text{V}$, pin 9 connected to pin 3 (Bar Mode)
 $-0.015\text{V} \leq V_{BI} \leq 12\text{V}_{DD}$

For higher power dissipation, pulse testing is used.

Note 2: Accuracy is measured referred to $+10,000\text{V}_{DD}$ at pin 5, with 0.000V_{DD} at pin 4. At lower full scale voltages, buffer and comparator offset voltage may add significant error.

Note 3: Pin 5 input current must be limited to $\pm 0.5\text{mA}$. The addition of a $39\text{k}\Omega$ resistor in series with pin 5 allows $\pm 100\text{V}$ signals without damage.

Note 4: Bar mode results when pin 9 is within 20mV of V^+ . Dot mode results when pin 9 is pulled at least 200mV below V^+ or left open about LED No. 10 (pin 10 output current is disabled if pin 9 is pulled 0.9V or more below V_{LED}).

Note 5: The maximum junction temperature of the LM331 is 100°C . Devices must be derated for operation at elevated temperatures. Junction to ambient thermal resistance is 85°C/W for the molded DIP (N package).

Definition of Terms

Accuracy: The difference between the observed threshold voltage and the ideal threshold voltage for each comparator. Specified and tested with 10V across the internal voltage divider so that resistor ratio matching error predominates over comparator offset voltage.

Adjust Pin Current: Current flowing out of the reference adjust pin when the reference amplifier is in the linear region.

Comparator Gain: The ratio of the change in output current (I_{LED}) to the change in input voltage (V_{IN}) required to produce it for a comparator in the linear region.

Dropout Voltage: The voltage measured at the current source outputs required to make the output current fall by 10%.

Input Bias Current: Current flowing out of the signal input when the input buffer is in the linear region.


LED Current Regulation: The change in output current over the specified range of LED supply voltage (V_{LED}) as measured at the current source outputs. As the forward voltage of an LED does not change significantly with a small change in forward current, this is equivalent to changing the voltage at the LED anodes by the same amount.

Line Regulation: The average change in reference output voltage over the specified range of supply voltage (V^+).

Load Regulation: The change in reference output voltage (V_{REF}) over the specified range of load current ($I_{L(REF)}$).


Offset Voltage: The differential input voltage which must be applied to each comparator to bias the output in the linear region. Most significant error when the voltage across the internal voltage divider is small. Specified and tested with pin 6 voltage (V_{RH}) equal to pin 4 voltage (V_{RLO}).

Typical Performance Characteristics



TL11797D-2

Block Diagram (Showing Simplest Application)



TL-11-7970-3

Functional Description


The simplified LM3914 block diagram is to give the general idea of the circuit's operation. A high input impedance buffer operates with signals from ground to 12V, and is protected against reverse and overvoltage signals. The signal is then applied to a series of 10 comparators, each of which is biased to a different comparison level by the resistor string.

In the example illustrated, the resistor string is connected to the internal 1.25V reference voltage. In this case, for each 125 mV that the input signal increases, a comparator will switch on another indicating LED. This resistor divider can be connected between any 2 voltages, providing that they are 1.5V below V^+ and no less than V^- . If an expanded scale meter display is desired, the total divider voltage can be as little as 200 mV. Expanded-scale meter displays are more accurate and the segments light uniformly only if bar mode is used. At 50 mV or more per step, dot mode is usable.

INTERNAL VOLTAGE REFERENCE

The reference is designed to be adjustable and develops a nominal 1.25V between the REF OUT (pin 7) and REF ADJ (pin 8) terminals. The reference voltage is impressed across program resistor R1 and, since the voltage is constant, a constant current I_1 then flows through the output set resistor R2 giving an output voltage of:

$$V_{OUT} = V_{REF} \left(1 + \frac{R_2}{R_1} \right) + I_{ADJ} R_2$$



TL/H7970-4

Since the 120 μ A current (max) from the adjust terminal represents an error term, the reference was designed to minimize changes of this current with V^+ and load changes.

CURRENT PROGRAMMING

A feature not completely illustrated by the block diagram is the LED brightness control. The current drawn out of the reference voltage pin (pin 7) determines LED current. Approximately 10 times this current will be drawn through each lighted LED, and this current will be relatively constant de-

spite supply voltage and temperature changes. Current drawn by the internal 10-resistor divider, as well as by the external current and voltage-setting divider should be included in calculating LED drive current. The ability to modulate LED brightness with time, or in proportion to input voltage and other signals can lead to a number of novel displays or ways of indicating input overvoltages, alarms, etc.

MODE PIN USE

Pin 9, the Mode Select input controls chaining of multiple LM3914s, and controls bar or dot mode operation. The following tabulation shows the basic ways of using this input. Other more complex uses will be illustrated in the applications.

Bar Graph Display: Wire Mode Select (pin 9) directly to pin 3 (V^+ pin).


Dot Display, Single LM3914 Driver: Leave the Mode Select pin open circuit.

Dot Display, 20 or More LEDs: Connect pin 9 of the first driver in the series (i.e., the one with the lowest input voltage comparison points) to pin 1 of the next higher LM3914 driver. Continue connecting pin 9 of lower input drivers to pin 1 of higher input drivers for 30, 40, or more LED displays. The last LM3914 driver in the chain will have pin 9 wired to pin 11. All previous drivers should have a 20k resistor in parallel with LED No. 9 (pin 11 to V_{LED}).

Mode Pin Functional Description

This pin actually performs two functions. Refer to the simplified block diagram below.

Block Diagram of Mode Pin Function



TL/H7970-5

Mode Pin Functional Description (Continued)

DOT OR BAR MODE SELECTION

The voltage at pin 9 is sensed by comparator C1, nominally referenced to $(V^+ - 100 \text{ mV})$. The chip is in bar mode when pin 9 is above this level; otherwise it's in dot mode. The comparator is designed so that pin 9 can be left open circuit for dot mode.

Taking into account comparator gain and variation in the 100 mV reference level, pin 9 should be no more than 20 mV below V^+ for bar mode and more than 200 mV below V^+ (or open circuit) for dot mode. In most applications, pin 9 is either open (dot mode) or tied to V^+ (bar mode). In bar mode, pin 9 should be connected directly to pin 3. Large currents drawn from the power supply (LED current, for example) should not share this path so that large IR drops are avoided.

DOT MODE CARRY

In order for the display to make sense when multiple LM3914s are cascaded in dot mode, special circuitry has been included to shut off LED No. 10 of the first device when LED No. 1 of the second device comes on. The connection for cascading in dot mode has already been described and is depicted below.

As long as the input signal voltage is below the threshold of the second LM3914, LED No. 11 is off. Pin 9 of LM3914 No. 1 thus sees effectively an open circuit so the chip is in dot mode. As soon as the input voltage reaches the threshold of LED No. 11, pin 9 of LM3914 No. 1 is pulled an LED drop (1.5V or more) below V_{LED} . This condition is sensed by comparator C2, referenced 600 mV below V_{LED} . This forces the output of C2 low, which shuts off output transistor Q2, extinguishing LED No. 10.

V_{LED} is sensed via the 20k resistor connected to pin 11. The very small current (less than 100 μA) that is diverted from LED No. 9 does not noticeably affect its intensity.

An auxiliary current source at pin 1 keeps at least 100 μA flowing through LED No. 11 even if the input voltage rises high enough to extinguish the LED. This ensures that pin 9 of LM3914 No. 1 is held low enough to force LED No. 10 off when any higher LED is illuminated. While 100 μA does not normally produce significant LED illumination, it may be noticeable when using high-efficiency LEDs in a dark environment. If this is bothersome, the simple cure is to shunt LED No. 11 with a 10k resistor. The 1V IR drop is more than the 900 mV worst case required to hold off LED No. 10 yet small enough that LED No. 11 does not conduct significantly.


OTHER DEVICE CHARACTERISTICS

The LM3914 is relatively low-powered itself, and since any number of LEDs can be powered from about 3V, it is a very efficient display driver. Typical standby supply current (all LEDs OFF) is 1.6 mA (2.5 mA max). However, any reference loading adds 4 times that current drain to the V^+ (pin 3) supply input. For example, an LM3914 with a 1 mA reference pin load (1.3k), would supply almost 10 mA to every LED while drawing only 10 mA from its V^+ pin supply. At full-scale, the IC is typically drawing less than 10% of the current supplied to the display.

The display driver does not have built-in hysteresis so that the display does not jump instantly from one LED to the next. Under rapidly changing signal conditions, this cuts down high frequency noise and often an annoying flicker. An "overlap" is built in so that at no time between segments are all LEDs completely OFF in the dot mode. Generally 1 LED fades in while the other fades out over a mV or more of range (Note 2). The change may be much more rapid between LED No. 10 of one device and LED No. 1 of a second device "chained" to the first.


The LM3914 features individually current regulated LED driver transistors. Further internal circuitry detects when any driver transistor goes into saturation, and prevents other circuitry from drawing excess current. This results in the ability of the LM3914 to drive and regulate LEDs powered from a pulsating DC power source, i.e., largely unfiltered. (Due to possible oscillations at low voltages a nominal bypass capacitor consisting of a 2.2 μF solid tantalum connected from the pulsating LED supply to pin 2 of the LM3914 is recommended.) This ability to operate with low or fluctuating voltages also allows the display driver to interface with logic circuitry, opto-coupled solid-state relays, and low-current incandescent lamps.

Cascading LM3914s in Dot Mode



Typical Applications (Continued)


Zero-Center Meter, 20-Segment



TLH/7970-7

Typical Applications (Continued)

Expanded Scale Meter, Dot or Bar



*This application illustrates that the LED supply needs practically no filtering.


Calibration: With a precision meter between pins 4 and 5 adjust R1 for voltage V_D of 1.20V. Apply 5.54V to pin 14 and adjust R4 until LED No. 5 just lights. The adjustments are non-interacting.

Application Example: Grading 5V Regulators


Highest No. LED on	Color	$V_{OUT}(MIN)$
10	Red	5.54
9	Red	5.42
8	Yellow	5.30
7	Green	5.18
6	Green	5.06
5V		
5	Green	4.94
4	Green	4.82
3	Yellow	4.7
2	Red	4.58
1	Red	4.46

Typical Applications (Continued)

"Exclamation Point" Display




Indicator and Alarm, Full-Scale Changes Display from Dot to Bar



Typical Applications (Continued)


Bar Display with Alarm Flasher



Full-scale causes the full bar display to flash. If the junction of R_1 and C_1 is connected to a different LED cathode, the display will flash when that LED lights, and at any higher input signal.

TL4979D-11

Adding Hysteresis (Single Supply, Bar Mode Only)




Hysteresis is 0.5 mV to 1 mV

TL4979D-12

Typical Application (Continued)

Operating with a High Voltage Supply (Dot Mode Only)

The LED currents are approximately 10 mA, and the LM3914 outputs operate in saturation for minimum dissipation.




*This point is partially regulated and decreases in voltage with temperature. Voltage requirements of the LM3914 also decrease with temperature. 25°C

TL 11/7970-12

20-Segment Meter with Mode Switch

*The exact wiring arrangement of this schematic shows the need for Mode Select (pin 6) to sense the V+ voltage exactly as it appears on pin 1.



*Programs LEDs to 10 mA

SL/HV/7970-14

Application Hints

Three of the most commonly needed precautions for using the LM3914 are shown in the first typical application drawing (see page 9-106) showing a 0V-5V bar graph meter. The most difficult problem occurs when large LED currents are being drawn, especially in bar graph mode. These currents flowing out of the ground pin cause voltage drops in external wiring, and thus errors and oscillations. Bringing the return wires from signal sources, reference ground and bottom of the resistor string (as illustrated) to a single point very near pin 2 is the best solution.

Long wires from V_{LED} to LED anode common can cause oscillations. Depending on the severity of the problem 0.05 μ F to 2.2 μ F decoupling capacitors from LED anode common to pin 2 will damp the circuit. If LED anode line wiring is inaccessible, often similar decoupling from pin 1 to pin 2 will be sufficient.

If LED turn ON seems slow (bar mode) or several LEDs light (dot mode), oscillation or excessive noise is usually the problem. In cases where proper wiring and bypassing fail to stop oscillations, V_{REF} voltage at pin 3 is usually below suggested limits (see Note 2, page 9-106). Expanded scale meter applications may have one or both ends of the internal voltage divider terminated at relatively high value resistors. These high-impedance ends should be bypassed to pin 2 with at least a 0.001 μ F capacitor, or up to 0.1 μ F in noisy environments.

Power dissipation, especially in bar mode should be given consideration. For example, with a 5V supply and all LEDs programmed to 20 mA the driver will dissipate over 600 mW. In this case a 7.5 Ω resistor in series with the LED supply will cut device heating in half. The negative end of the resistor should be bypassed with a 2.2 μ F solid tantalum capacitor to pin 2 of the LM3914.

Turning OFF of most of the internal current sources is accomplished by pulling positive on the reference with a current source or resistance supplying 100 μ A or so. Alternatively, the input signal can be gated OFF with a transistor switch.

Other special features and applications characteristics will be illustrated in the following applications schematics. Notes have been added in many cases, attempting to cover any special procedures or unusual characteristics of these applications. A special section called "Application Tips for the LM3914 Adjustable Reference" has been included with these schematics.

APPLICATION TIPS FOR THE LM3914 ADJUSTABLE REFERENCE

GREATLY EXPANDED SCALE (BAR MODE ONLY)


Placing the LM3914 internal resistor divider in parallel with a section ($\approx 230\Omega$) of a stable, low resistance divider greatly reduces voltage changes due to IC resistor value changes with temperature. Voltage V_1 should be trimmed to 1.1V first by use of R2. Then the voltage V_2 across the IC divider string can be adjusted to 200 mV, using R5 without affecting V_1 . LED current will be approximately 10 mA.

NON-INTERACTING ADJUSTMENTS FOR EXPANDED SCALE METER (4.5V to 5V, Bar or Dot Mode)

This arrangement allows independent adjustment of LED brightness regardless of meter span and zero adjustments. First, V_1 is adjusted to 5V, using R2. Then the span (voltage across R4) can be adjusted to exactly 0.5V using R8 without affecting the previous adjustment.

R9 programs LED currents within a range of 2.2 mA to 20 mA after the above settings are made.

Greatly Expanded Scale (Bar Mode Only)



TL497870-18

ADJUSTING LINEARITY OF SEVERAL STACKED DIVIDERS


Three internal voltage dividers are shown connected in series to provide a 30-step display. If the resulting analog meter is to be accurate and linear the voltage on each divider must be adjusted, preferably without affecting any other adjustments. To do this, adjust R2 first, so that the voltage across R5 is exactly 1V. Then the voltages across R3 and R4 can be independently adjusted by shunting each with selected resistors of 6 k Ω or higher resistance. This is possible because the reference of LM3914 No. 3 is acting as a constant current source.

The references associated with LM3914s No. 1 and No. 2 should have their Ref Adj pins (pin 8) wired to ground, and their Ref Outputs loaded by a 620 Ω resistor to ground. This makes available similar 20 mA current outputs to all the LEDs in the system.

If an independent LED brightness control is desired (as in the previous application), a unity gain buffer, such as the LM310, should be placed between pin 7 and R1, similar to the previous application.


Application Hints (Continued)

Non-Interacting Adjustments for Expanded Scale Meter (4.5V to 5V, Bar or Dot Mode)



TL/H/7920-16

Adjusting Linearity of Several Stacked Dividers




TL/H/7920-17

Other Applications

- "Slow"—fade bar or dot display (doubles resolution)
- 20-step meter with single pot brightness control
- 10-step (or multiples) programmer
- Multi-step or "staging" controller
- Combined controller and process deviation meter
- Direction and rate indicator (to add to DVMs)
- Exclamation point display for power saving
- Graduations can be added to dot displays. Dimly light every other LED using a resistor to ground
- Electronic "meter-relay"—display could be circle or semi-circle
- Moving "hole" display—indicator LED is dark, rest of bar lit
- Drives vacuum-fluorescent and LCDs using added passive parts


Connection Diagrams



Top View

Order Number LM3914V
See NS Package Number V20A

TL-047970-1A




Top View

Order Number LM3914N
See NS Package Number N18A


TL-047920-1B

Physical Dimensions inches (millimeters)



Dual-In-Line Package (N)
Order Number LM3914N
NS Package Number N18A

Physical Dimensions inches (millimeters) (Continued)



Plastic Chip Carrier Package (V)
Order Number LM3914V
NS Package Number V20A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

N National Semiconductor Corporation
1111 West Bardin Road
Arlington, TX 76017
Tel: (800) 272-9959
Fax: (800) 737-7218

National Semiconductor Europe
Fax: (+49) 0-180-530 85 86
Email: europe@semco.nsc.com
Deutsch: Tel: (+49) 0-180-530 85 86
English: Tel: (+49) 0-180-532 75 32
Français: Tel: (+49) 0-180-532 83 58
Italiano: Tel: (+49) 0-180-534 16 80

National Semiconductor Hong Kong Ltd.
13th Floor, Straight Block,
Ocean Centre, 6 Canton Rd
Tsimshatsui, Kowloon
Hong Kong
Tel: (852) 2737-1500
Fax: (852) 2796-8960

National Semiconductor Japan Ltd.
Tel: 81-043-296-2309
Fax: 81-043-296-2406

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change the circuitry and specifications.

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.



FORMULIR BIMBINGAN SKRIPSI

Nama : Gondo Nobianto
NIM : 00.17.122
Masa Bimbingan : 13 Agustus 2007 – 13 Febuari 2008
Judul skripsi : Perancangan Akuisisi Dan Pemrosesan Sinyal Elektrokardiografi
(EKG) Portabel Dengan Menggunakan Rangkaian Matrik LED
Sebagai Penampil

No	Tanggal	Uraian	Paraf Pembimbing
1.			
2.			
3.			
4.			
5.			
6.			
7.			
8.			
9.			
10.			

Malang,

Dosen Pembimbing I

Ir. Usman Juanda, MM
NIP.Y : 1039500247




FORMULIR BIMBINGAN SKRIPSI

Nama : Gondo Nobianto
NIM : 00.17.122
Masa Bimbingan : 13 Agustus 2007 – 13 Februari 2008
Judul skripsi : Perancangan Akuisisi Dan Pemrosesan Sinyal Elektrokardiografi
(EKG) Portabel Dengan Menggunakan Rangkaian Matrik LED
Sebagai Penampil

No	Tanggal	Uraian	Paraf Pembimbing
1.	10/14 '07	Bab I x II Revisi Penulisan	fadi
2.	19/4 '07	Acc bab I x II	fadi
3.	8/13 '08	Acc bab III, IV, V	fadi
4.			
5.			
6.			
7.			
8.			
9.			
10.			

Malang, 08-03-2008

Dosen Pembimbing II


Setyohadi, MSc
NIP :



FORMULIR BIMBINGAN SKRIPSI

1. Nama : Gondo Nobianto
2. Nim : 0017122
3. Jurusan : Teknik Elektro S-1
4. Konsentrasi : Teknik Elektronika
5. Judul Skripsi : Perancangan Akuisisi Dan Pemrosesan Sinyal Elektrokardiografi (EKG) Portabel Dengan Menggunakan Matrik LED Sebagai Penampil
6. Tanggal Pengajuan Skripsi : 13 Agustus 2007
7. Selesai Pengajuan Skripsi : 13 Febuari 2008
8. Dosen Pembimbing : Pembimbing I : Ir. Usman Juanda, MM
Pembimbing II : Sotyohadi, ST., Msc
9. Telah Dievaluasi Dengan Nilai : 79 (Tujuh Puluh Sembilan)

Diperiksa dan Disetujui

Dosen Pembimbing I

Dosen Pembimbing II

Ir. Usman Juanda, MM
NIP. 1018700143

Sotyohadi, ST., Msc
NIP :

Mengetahui,
Ketua Jurusan Teknik Elektro S-1

Ir. F Yudi Limpraptono, MT
NIP. 103 9500 274



Formulir Perbaikan Ujian Skripsi

alam pelaksanaan Ujian Skripsi Janjang Strata 1 Jurusan Teknik Elektro Konsentrasi T. Energi
strik / T. Elektronika, maka perlu adanya perbaikan skripsi untuk mahasiswa :

AMA : GORDO NIRMANTO
IM : 00117112 -
Perbaikan meliputi :

Revisi pada

① Di ambil dari hasil & pengujian
skripsi kelas...

② Berikan penjelasan kenapa
terjadi kegagalan.

Malang, 18-03-2008


(Komang S. Satrio)



FORMULIR PERBAIKAN SKRIPSI

Dari hasil ujian komprehensif jenjang strata Satu (S-1) Jurusan Teknik Elektro, Konsentrasi Elektronika yang diselenggarakan pada:

Hari : Selasa

Tanggal : 18 Maret 2008

Telah dilakukan perbaikan skripsi oleh :

Nama : Gondo Nobianto

N.I.M : 00.17.122

Masa Bimbingan : 13 Agustus 2007 – 13 Februari 2008

Judul : Perancangan Akuisisi Dan Pemrosesan Sinyal
Elektrokardiografi (EKG) Portabel Dengan Menggunakan
Matrik LED Sebagai Penampil

Perbaikan Meliputi :

No	Tanggal	Materi Perbaikan	Paraf Dosen Penguji
1.	18 Maret 2008	Kesimpulan: 1. Diambil dari pengujian per-blok tiap rangkaian. 2. Penjelasan mengapa terjadi kegagalan.	 

Disetujui Oleh:



(Ir. Abdul Hamid, MT)
Penguji Pertama



(L. Komang Somawirata, ST. MT)
Penguji Kedua

Mengetahui

Dosen Pembimbing I

Ir. Usman Juanda, MM
NIP.Y :1018700143

Dosen Pembimbing II



Sutvohadi, ST
NIP :

