

**PERENCANAAN DAN PEMBUATAN ALAT UNTUK  
MENAMPILKAN KARAKTERISTIK KURVA TRACER  
TRANSISTOR BIPOLAR BERBASIS  
MIKROKONTROLLER AT89C51**

**SKRIPSI**



**Disusun Oleh:**  
**DENNY TRI PRAYOGO**  
**NIM : 9917255**

**JURUSAN TEKNIK ELEKTRO  
KONSENTRASI TEKNIK ELEKTRONIKA  
FAKULTAS TEKNOLOGI INDUSTRI  
INSTITUT TEKNOLOGI NASIONAL MALANG  
2009**

## LEMBAR PERSETUJUAN

### PERENCANAAN DAN PEMBUATAN ALAT UNTUK MENAMPILKAN KURVA KARAKTERISTIK TRANSISTOR BIPOLAR BERBASIS MIKROKONTROLER AT89C51

#### SKRIPSI

*Disusun Dan Diajukan Sebagai Salah Satu Syarat Untuk Memperoleh Gelar  
Sarjana Teknik Elektronika Strata Satu (S-I)*

Disusun oleh:

DENNY TRI PRAYOGO  
99.17.255

Diperiksa dan Disetujui

Dosen Pembimbing

  
Ir. F. Yudi Limpraptono, MT  
NIP. Y.1039500274

Mengetahui,



INSTITUT TEKNOLOGI NASIONAL  
FAKULTAS TEKNOLOGI INDUSTRI  
JURUSAN TEKNIK ELEKTRO S-1  
KONSENTRASI TEKNIK ELEKTRONIKA  
2009



PERKUMPULAN PENGELOLA PENDIDIKAN UMUM DAN TEKNOLOGI NASIONAL MALANG  
**INSTITUT TEKNOLOGI NASIONAL MALANG**  
FAKULTAS TEKNOLOGI INDUSTRI  
FAKULTAS TEKNIK SIPIL DAN PERENCANAAN  
PROGRAM PASCA SARJANA MAGISTER TEKNIK

PT. BNI IPERSEFOR MALANG  
BANK NTAGA MALANG

Kampus I : Jl. Bendungan Sigura gura No.2 Telp.(0341)551431 (Hunting) Fax.(0341)553015 Malang 65145  
Kampus II : Jl Raya Karanglo Km.2 Telp. (0341) 417636 Fax (0341)417634 Malang

BERITA ACARA UJIAN SKRIPSI  
FAKULTAS TEKNOLOGI INDUSTRI

Nama : Denny Tri Prayogo  
Nim : 9917255  
Jurusan : T. Elektronika S-1  
Judul : Perencanaan dan Pembuatan Alat Untuk Menampilkan Karakteristik Kurva  
Tracer Transistor Bipolar Berbasis Mikrokontroller AT89C51

Dipertahankan Dihadapan Tim Penguji Skripsi Jenjang Program Strata 1 (S-1)

Pada Hari : Sabtu

Tanggal : 3 Oktober 2009

Dengan Nilai : 75,95 (B+) *Zy*

Panitia Ujian

Ketua

(Ir. F. Yudi Limpraptono, MT)  
NIP. Y. 1039500274

Sekretaris

(Ir. Yusuf Ismail Nahkoda, MT)  
NIP. Y. 1018800189

Anggota Penguji

Penguji 1

(Ir. Eko Nurcahyo, MT)  
NIP. Y. 1028700172

## ABSTRAKSI

# PERENCANAAN DAN PEMBUATAN ALAT UNTUK MENAMPILKAN KURVA KARAKTERISTIK TRANSISTOR BIPOLAR BERBASIS MIKROKONTROLLER AT89C51

DENNY TRI PRAYOGO (99.17.255)

Konsentrasi Teknik Elektronika, Jurusan Teknik Elektro  
Fakultas Teknologi Industri, Institut Teknologi Nasional Malang  
Dosen Pembimbing: Ir. F Yudi Limpraptono, MT

Transistor adalah salah satu komponen semikonduktor yang banyak digunakan pada berbagai rangkaian elektronika. Transistor dapat berfungsi sebagai saklar, penguat (arus maupun tegangan) dan dengan elektronika digital dapat dibangun gerbang logika. Agar transistor dapat beroperasi secara tepat maka maka transistor harus di operasikan di daerah linier agar diperoleh sinyal keluaran yang tidak cacat.

Dengan alat ini kita akan dapat menampilkan kurva karakteristik dari transistor, yang di khususkan pada transistor jenis NPN. Dalam alat ini yang berfungsi sebagai control utama adalah  $\mu$ C AT89C51.

Ketika alat diaktifkan  $\mu$ C akan menset tegangan kemudian dirubah melalui DAC untuk mengaktifkan rangkaian transistor. Selanjutnya nilai – nilai yang dihasilkan rangkaian transistor dimasukkan ke ADC untuk dibaca  $\mu$ C, selanjutnya nilai- nilai itu akan ditampilkan di computer berupa grafik.

Dengan alat ini kita akan mampu menampilkan grafik dari transistor sehingga dapat mempelajari karakteristik dan mengetahui dacrah titik kerjanya

Kata kunci: Transistor, Saklar, AT 89C51

## KATA PENGANTAR

Segala puji dan syukur kami panjatkan kehadirat Allah SWT atas limpahan rahmat dan hidayah-Nya sehingga penulis dapat menyelesaikan laporan skripsi ini dengan judul, *Perencanaan dan Pembuatan Alat Untuk Menampilkan Karakteristik Kurva Tracer Transistor Bipolar Berbasis Mikrokontroler AT89C51.*

Skripsi ini merupakan salah satu syarat yang harus ditempuh dalam menyelesaikan program studi (S-1) Jurusan Teknik Elektro Konsentrasi Elektronika di Institut Teknologi Nasional Malang. Dalam penyusunan skripsi ini penulis tidak lepas dari bantuan dari berbagai banyak pihak, oleh karena itu pada kesempatan ini penulis ingin mengucapkan banyak terima kasih kepada:

1. Allah SWT atas segala berkah dan kemudahan yang telah diberikan dalam penyelesaian skripsi ini.
2. Bapak Dr Ir Abraham Lomi, MSEE selaku rektor ITN Malang.
3. Bapak Ir. Sidik Nurtjahjono, MT selaku dekan FTI ITN Malang.
4. Bapak Ir. F Yudi Limpraptono, MT selaku ketua jurusan Teknik Elektro S-1
5. Bapak Ir. Yusuf Ismail Nahkoda, MT selaku sekretaris jurusan Teknik Elektro S-1
6. Bapak Ir. F Yudi Limpraptono, MT selaku dosen pembimbing atas bantuan, arahan dan bimbingan dalam penyusunan skripsi ini.
7. Semua pihak yang telah banyak membantu dalam pelaksanaan dan penyusunan skripsi ini.

**AUCHAHDULLLAH DRBBBL ALAMON.** segala puji dan syukur kohadirlah Allah SWT yang telah memberikan segalanya "kesempatan, kekuatan, kesabaran, kemudahan" serta kelancaran dalam menyelesaikan skripsi ini. Semoga Allah akan selalu memberikan kemudahan untuk menempuh langkah - langkah ku dimasa depan. Amien.

Buat Ayahanda alm, tiada kata yang paling indah yang dapat aku ucapkan. Terima kasih engkau telah berikan semua tenaga dan pikiran untuk anakmu hingga akhir hayat. Terima kasih ayah engkau telah menganlarkan aku, meski hanya sampai dipintu gerbang perjuangan.

Buat Ibunda dan nenek tersayang, terima kasih atas doa, kasih sayang dan semua dukungan yang diberikan untuk menyelesaikan studi ini. Ibu dan nenek adalah semangatku dalam melewati semua rintangan sehingga skripsi ini terselesaikan.

Buat keluargaku "mbak yenny, lin, Rizal, Aling, Kaka" terima kasih atas doa dan dukungannya. Menjadi dewasa itu pasti tapi untuk bisa bijaksana butuh perjuangan.

Ima makasih untuk semua yang telah engkau berikan buat aku, aku ga tau apa kata yang tepat untuk kutuliskan buat kamu. Semoga engkau akan selalu disisik.

Sahabatku Nanang & Budi thank's laporan skripsinya,

Semua teman - teman kos sigura - gura barat & bunga kopi (special to anang & dimas) thank's bantuan dan fasilitarnya. Yang blm lulus jangan males ya cepat selesaikan kuliah & skripsi kalian.

Buat yang belum disebut

Thank's A lot

Skripsi ini aku persombahikan untuk  
Ayah alm & ibu, Lin, Rizal serta nenekku Alm.

Dan juga alnmamaterku

Teknik Elekttronika S-1 Institut Teknologi Nasional Malang

## DAFTAR ISI

<b>HALAMAN JUDUL .....</b>	<b>i</b>
<b>LEMBAR PERSETUJUAN .....</b>	<b>ii</b>
<b>BERITA ACARA UJIAN SKRIPSI.....</b>	<b>iii</b>
<b>ABSTRAKSI.....</b>	<b>iv</b>
<b>KATA PENGANTAR.....</b>	<b>v</b>
<b>DAFTAR ISI.....</b>	<b>vii</b>
<b>DAFTAR GAMBAR.....</b>	<b>xii</b>
<b>DAFTAR TABEL.....</b>	<b>xiii</b>
<b>BAB I PENDAHULUAN .....</b>	<b>1</b>
1.1 Latar Belakang .....	1
1.2 Rumusan Masalah .....	1
1.3 Tujuan.....	2
1.4 Batasan Masalah.....	2
1.5 Metodologi .....	3
1.6 Sistematika Penulisan.....	4
<b>BAB II LANDASAN TEORI .....</b>	<b>5</b>
2.1 Mikrokontroller AT89C51 .....	5
2.1.1 Perangkat Keras Mikrokontroler AT89C51.....	6
2.1.2 Konfigurasi Pin Mikrokontroler AT89C51 .....	7
2.1.3 Organisasi Memori.....	9
2.1.3.1 Memori Program.....	11
2.1.3.2 Memori Data.....	12

2.1.4 Register – Register di Mikrokontroler AT89C51 .....	14
2.1.5 Interupsi.....	14
2.1.5.1 Interupsi Enable .....	15
2.1.5.2 Prioritas interupsi.....	16
2.2 Transistor.....	17
2.2.1 Cara Kerja Transistor .....	17
2.2.2 BJT (Bipolar Junction Transistor).....	18
2.3 DAC (Digital to Analog Converter).....	19
2.3.1 R/2R sebagai DAC .....	19
2.4 ADC ( Analog to Digital Converter ).....	20
2.4.1 ADC 0808 .....	21
2.5 Buffer .....	22
2.6 Komunikasi Data.....	23
2.6.1 Karakteristik sinyal RS232 .....	24
2.6.2 Menghubungkan TTL ke RS232.....	26
2.6.3 Konektor dan Jenis Sinyal RS232 .....	28
2.7 Visual Basic.....	29
<b>BAB III PERANCANGAN DAN PEMBUATAN ALAT .....</b>	<b>30</b>
3.1 Blok Diagram Rangkaian .....	30
3.2 Perancangan Perangkat keras .....	32
3.2.1 Perancangan Minimum Sistem AT89C51 .....	32
3.2.1.1 Rangkaian Clock Minimum System.....	33
3.2.1.2 Rangkaian Reset .....	34
3.2.2 Perancangan rangkaian Buffer .....	36

## DAFTAR GAMBAR

Gambar 2 – 1 Blok Diagram Mikrokontroler AT89C51.....	6
Gambar 2 – 2 Konfigurasi Pin AT89C51 .....	7
Gambar 2 – 3 Struktur Memori Mikrokontroler AT89C51 .....	10
Gambar 2 – 4 Memori Program.....	11
Gambar 2 – 5 EEPROM Eksternal .....	11
Gambar 2 – 6 Menggabungkan Mikrokontroler dengan RAM Eksternal.....	12
Gambar 2 – 7 Memori data Intenal.....	12
Gambar 2 – 8 Organisasi Memori.....	13
Gambar 2 – 9 Transistor Bipolar NPN .....	18
Gambar 2 – 10 Contoh Aplikasi DAC.....	19
Gambar 2 – 11 Prinsip Kerja R2R .....	20
Gambar 2 – 12 Konfigurasi Pin ADC 0808 .....	22
Gambar 2 – 13 IC 74LS541 .....	22
Gambar 2 – 14 RS232 .....	23
Gambar 2 – 15 Level Tegangan RS32 .....	24
Gambar 2 – 16 Level Tegangan TTL.....	26
Gambar 2 – 17 Perubahan Level Tegangan TTL-RS232-TTL .....	27
Gambar 3 – 1 Diagram Blok Alat .....	30
Gambar 3 – 2 Minimum Sistem Mikrokontroler AT89C51 .....	33
Gambar 3 – 3 Rangkaian Clock Miinimum Sistem .....	34
Gambar 3 – 4 Rangkaian Power On Reset.....	37
Gambar 3 – 5 Rangkaian Buffer .....	36

## BAB I

### PENDAHULUAN

#### 1.1 Latar Belakang

Dunia elektronika dari hari ke hari semakin menunjukkan kemajuan yang pesat seiring kemajuan ilmu dan teknologi. Peralatan elektronika menjadi piranti yang sangat banyak digunakan diberbagai bidang, dan piranti yang sudah ada akan terus berkembang agar memiliki kemampuan yang lebih baik dan lebih kompleks aplikasinya. Dengan semakin kompleksnya sebuah piranti maka akan semakin rumit instrumennya

Transistor adalah salah satu komponen semikonduktor yang banyak digunakan pada berbagai rangkaian elektronika. Transistor dapat befungsi sebagai saklar, penguat (arus maupun tegangan) dan dengan elektronika digital dapat dibangun gerbang logika.

Agar transistor dapat beroperasi secara tepat maka transistor harus dioperasikan didaerah linier agar diperoleh sinyal keluaran yang tidak cacat. Maka dengan mempelajari karakteristik dari transistor akan diketahui daerah titik kerjanya

#### 1.2 Rumusan masalah

Dengan memperhatikan latar belakang dari usulan skripsi ini didapatkan rumusan masalah sebagai berikut :

---

- Bagaimana merencanakan dan membuat minimum sistem mikrokontroler AT89C51
- Bagaimana membuat rangkaian DAC agar besaran yang dimasukkan bisa mengaktifkan transistor
- Bagaimana membuat rangkaian transistor
- Bagaimana membuat rangkaian ADC agar besaran yang dikelurkan transistor dapat dibaca oleh mikrokontroller
- Bagaimana membuat perangkat lunak atau software yang berfungsi untuk mengendalikan alat yang direncanakan

### **1.3 Tujuan Perencanaan**

Dari rumusan masalah di atas maka tujuan ini adalah untuk merencanakan dan membuat alat untuk menampilkan karakteristik kurva tracer transistor bipolar.

### **1.4 Batasan Masalah**

Agar pemasalahan dalam tugas akhir ini tidak berkambang karena keterbatasan pengetahuan, waktu, dan biaya maka pembahasan dibatasi pada :

- a. Minimum system yang dirancang menggunakan Chip AT89C51 sebagai unit kontrol utama.
- b. Pembahasan hanya ditekankan pada kurva karakteristik
- c. Transistor yang digunakan adalah jenis NPN



## BAB II

### LANDASAN TEORI

Pada bab II akan diberikan pembahasan mengenai teori yang menunjang penyelesaian skripsi ini. Pembahasan tersebut mengenai mikrokontroler AT89C51 dan komponen penunjang lainnya yang meliputi transistor Bipolar, DAC, ADC, buffer, penghubung data, dan program visual basic.

#### 2.1. Mikrokontroler AT89C51

Perbedaan antara mikroprosesor dan mikrokontroler adalah Mikroprosesor: adalah bagian dari CPU dari sebuah computer, tanpa memori tanpa I/O dan Peripheral. Contoh 8088 dan 80x86. Untuk dapat bekerja membutuhkan perangkat pendukung berupa RAM, ROM, dan I/O


Mikrokontroler atau yang kita kenal dengan *Single Chip* mengkombinasikan CPU dengan memori dan I/O. Dengan demikian suatu mikrokontroler tidak membutuhkan tambahan RAM, ROM dan I/O.

Mikrokontroler AT89C51 adalah Mikrokontroler ATMEL yang kompatibel penuh dengan mikrokontroler keluarga MCS-51, membutuhkan daya rendah, memiliki performance yang tinggi dan merupakan mikrokomputer 8-bit yang dilengkapi 4Kbyte EEPROM (Electrical Erasable and Programmable Read Only Memory) dan 128 X 8-bit internal RAM. Program memori yang dapat deprogram ulan dalam system atau menggunakan programmer Nonvolatile memory konvensional. Dalam system mikrokontroler terdapat dua hal yang

---

mendasar yaitu perangkat lunak dan perangkat keras yang keduanya saling terkait dan mendukung.

### **2.1.1. Perangkat Keras Mikrokontroler AT89C51**




Gambar 2.-1 Blok Diagram Mikrokontroler AT89C51<sup>(5)</sup>

Secara umum mikrokontroler AT89C51 memiliki fitur:

- CPU 8-bit
- Memiliki 4 Kb flash memory. Flash dapat ditulis / dihapus 1000 kali
- Memiliki internal RAM 128 byte
- Memiliki I/O sebanyak 32 line
- 2 Timer/Counter 16-bit
- Menangani 6 sumber interupsi
- 3 level program memori lock
- Memiliki serial port, untuk komunikasi serial

### 2.1.2. Konfigurasi Pin Mikrokontroler AT89C51

Mikrokontroler AT89C51 memiliki 40 pin yang diperlihatkan pada gambar berikut:



Gambar 2-2 Konfigurasi Pin AT89C51(5)


Penjelasan masing-masing pin adalah sebagai berikut:

1. port 1 sampai 8 (Port 1) merupakan port input/output 8 bit dua arah yang dapat digunakan untuk berbagai keperluan (general Purpose)
2. Port 9 RESET, merupakan pin yang berfungsi mereset MCU AT89C51 ke keadaan awal. Port ini dihubungkan ke power on reset
3. Port 10 sampai 17 (port 3) adalah port input/output 8 bit dua arah. Port 3 juga memiliki fungsi pengganti sebagai:
  - Port 10 port komunikasi input serial RXD
  - Port 11 port komunikasi output serial TXD
  - Port 12 saluran interupsi eksternal 0 (aktif rendah) INT0
  - Port 13 saluran interupsi eksternal 1 (aktif rendah) INT1
  - Port 14 input timer 0 T0
  - Port 15 input timer 1 T1
  - Port 16 berfungsi sebagai sinyal kendali tulis, saat prosesor akan menulis data ke memori I/O luar WR
  - Port 17 berfungsi sebagai sinyal kendali tulis, saat prosesor akan membaca data ke memori I/O luar RD
4. Port 18 (XTAL 1) adalah port masukan ke rangkaian osilator internal. Sebuah osilator kristal atau sumber osilator luar dapat digunakan.
5. Port 19 (Xtal 2) adalah port keluaran ke rangkaian osilator internal. Port ini dipakai bila menggunakan osilator kristal
6. Port 20 (Ground) dihubungkan ke Vss atau Ground

7. Port 21 sampai 28 (Port 2) adalah port pararel 2 (P2) selebar 8 bit dua arah. Port 2 ini digunakan sebagai pengalamat bila dilakukan pengaksesan memori eksternal
8. Port 29 adalah port PSEN (Program Store Enable) yang merupakan sinyal pengontrol yang membolehkan program memory eksternal masuk ke dalam bus selama proses pemberian/pengambilan instruksi (fetching)
9. Port 30 adalah port ALE (Addres Latch Enable) yang digunakan untuk menahan alamat memori eksternal selama proses pelaksanaan instruksi
10. Port 31 (EA). Bila port ini diberi logika tinggi (H) mikrokontroler akan melaksanakan instruksi dari ROM/EPROM. Ketika isi program counter kurang dari 4096. Bila diberi logika rendah (L), mikrokontroler akan melaksanakan seluruh instruksi dari program emori program luar.
11. Port 32 sampai 39 (Port 0) merupakan port pararel 8 bit open drain dua arah. Bila digunakan untuk mengakses memori luar, port ini akan memultiplex alamat memori dengan data.
12. Port 40 (Vcc) dihubungkan dengan ke Vcc + 5 volt

#### 2.1.3. Organisasi Memori

Mikrokontroler MCS 51 memiliki pembagian ruang alamat untuk program dan data. Memori program hanya dapat dibaca tidak dapat ditulisi. Sedang memory data dapat ditulisi. Program yang berukuran lebih dari kapasitas EEPROM (4 Kbite untuk 8951, dan 8 Kbit untuk 8952) disimpan di EEPROM eksternal. Sinyal yang membolehkan pembacaan dari memori program eksternal adalah dari pin PSEN (Program Store Enable)




Gambar 2-3 Struktur Memori Mikrokontroler 8951<sup>(5)</sup>

Mikrokontroler AT89C51 memiliki 5 buah ruang alamat,yaitu

1. Ruang alamat kode (code addresss space) sebanyak 4k, yang seluruhnya merupakan ruang alamat kode eksternal (off chip)
2. Ruang alamat data internal yang dapat dialamati secara langsung, yang terdiri atas:
  - RAM sebanyak 128 byte
  - Hardware register sebanyak 128 byte
3. Ruang alamat data internal yang dialamati secara tidak langung sebanyak 128 byte, seluruhnya diakses dengan pengalamatan tidak langsung.
4. Ruang alamat data eksternal 64K byte yang dapat ditambahkan oleh pemakai.
5. Ruang alamat bit. Dapat diakses dengan pengalamatan langsung.

### 2.1.3.1. Memori Program


Gambar dibawah memperlihatkan bagian bawah dari memori program. Setelah reset CPU memulai eksekusi dari lokasi 0000H



Gambar 2-4 Memori Program<sup>(5)</sup>

Setiap interupsi mempunyai lokasi tetap dalam memori program. Interupsi menyebabkan CPU melompat lokasi yang ada diatas yang merupakan alamat-alamat lokasi interupsi. Terdapat sub rutin yang harus dilaksanakan.


kita dapat menambahkan EEPROM eksternal bila dirasa ukuran program lebih dari 4 Kbyte. Tampak pada blok diagram dibawah ini :



Gambar 2-5 EEPROM Eksternal<sup>(5)</sup>


### 2.1.3.2. Memori Data

Gambar dibawah memperlihatkan hubungan mikrokontroler untuk mengakses RAM Eksternal. Untuk melakukan pembacaan dan penulisan, mikrokontroler akan mengirimkan RD atau WR.



Gambar 2-6 Menggabungkan Mikrokontroler dengan RAM Eksternal (5)

Memori data internal dipetakan seperti pada gambar 2-7. Ruang memorinya dibagi menjadi tiga blok, yaitu sebagai Lower 128, upper 128 dan ruang SFR




(Special Function Register)


Gambar 2-7 Memori data Internal (5)

Bagian Bawah dari 128 Byte RAM dipetakan seperti terlihat pada gambar 2-8.


Tiga puluh byte paling bawah dikelompokkan dalam 4 bank (8 Register) yaitu R0 sampai R7. Dua bit dalam psw memilih register bank yang digunakan.



Bagian Bawah 128 Byte RAM Internal



bagian atas 128 byte RAM Internal



Gambar 2-8 Organisasi Memori<sup>(5)</sup>

#### 2.1.4. Register – Register di Mikrokontroler AT89C51

Register di Mikrokontroler dapat diklasifikasikan berdasar penggunaan sebagai berikut:

Tabel 2-1 register-register mikrokontroller AT 89C51<sup>(5)</sup>

Klasifikasi Register	Nama Register	Nama	Alamat	Fungsi
Register Untuk Aritmatika dan Logik (8 Byte)	A	Accumulator	E0H	
	B		F0H	
Register I/O (8 Byte)	P0	Port 0	80H	
	P1	Port 1	90H	
	P2	Port 2	A0H	
	P3	Port 3	B0H	
	SBUF	Serial Buffer	98H	
Register Control (8 Byte)	IP	Interrupt Priority Control	B8H	
	IE	Interrupt Enable Control	A8H	
	TMOD	Timer/Counter Mode Control	89H	
	TCON	Timer/Counter Control	88H	
	TH0	Timer/Counter 0 High Byte	8CH	
	TL0	Timer/Counter 0 Low Byte	8AH	
	TH1	Timer/Counter 1 High Byte	8DH	
	TL1	Timer/Counter 0 Low Byte	8BH	
	PCON	Power Control	87H	
	R0..R7		00H..07H	
Register Bantu (8 Byte)	R0'..R7'		08H..0FH	
	R0''..R7''		10H..17H	
	R0'''..R7'''		18H..1FH	
Register 16 Bit	DPTR		82H..83H	
Register Pointer	SP		81H	

#### 2.1.5. Interupsi

Ada 2 jenis interupsi dalam mikrokontroler 8951 yaitu :

1. Interupsi yang tak dapat dihalangi oleh perangkat lunak(Non maskable Interrupt) misalnya reset
2. Interupsi yang dapat dihalangi perangkat lunak (maskable interrupt) contoh interupsi jenis ini adalah INT 0 dan IT 1 serta timer/Counter 0, Timer/Counter 1 dan interupsi serial (internal)

Alamat layanan rutin interupsi dari setiap sumber interupsi diperlihatkan pada table dibawah ini:

Tabel 2-2 Alamat Interupsi<sup>(5)</sup>

Nama	Lokasi	Alat Interupsi
Reset	00 H	Power on reset
Int 0	03H	INT 0
Timer 0	0BH	Timer 0
Int 1	13 H	INT 1
Timer 1	1 BH	Timer 1
Sint	23 H	Port I/O serial

Mikrokontroler AT89C51 menyediakan 5 sumber interupsi: 2 interupsi eksternal, 2 interupsi timer, dan satu interupsi port serial.. Register yang mengontrol interupsi yaitu IE(Interrupt enable) dan IP (Interrupt priority)

#### 2.1.5.1. Interupsi enable

Tabel 2-3 Interupsi Enable<sup>(5)</sup>

MSB	EA	-	-	ES	ETI	EXI	ET0	EX0	LSB

Simbol	Posisi	Fungsi
EA	IE.7	Melumpuhkan semua interupsi. Jika EA = 0 tidak ada interupsi yang akan dilayani. Jika EA = 1 setiap sumber interupsi dapat dijalankan atau dilumpuhkan secara individual
-	IE.6	Kosong

EA	IE.7	Melumpuhkan semua interupsi. Jika EA = 0 tidak ada interupsi yang akan dilayani. Jika EA = 1 setiap sumber interupsi dapat dijalankan atau dilumpuhkan secara individual
-	IE.6	Kosong

## 2.2. Transistor

Transistor adalah komponen semikonduktor yang dapat dipakai sebagai penguat, sebagai sirkuit pemutus dan penyambung (switching), stabilisasi tegangan, modulasi sinyal atau sebagai fungsi lainnya. Transistor dapat berfungsi semacam kran listrik, dimana berdasarkan arus inputnya (BJT) atau tegangan inputnya (FET), memungkinkan pengaliran listrik yang sangat akurat dari sirkuit sumber listriknya.

Pada umumnya, transistor memiliki 3 terminal. Tegangan atau arus yang dipasang di satu terminalnya mengatur arus yang lebih besar yang melalui 2 terminal lainnya. Transistor adalah komponen yang sangat penting dalam dunia elektronik modern. Dalam rangkaian analog, transistor digunakan dalam amplifier (penguat). Rangkaian analog melengkapi pengeras suara, sumber listrik stabil, dan penguat sinyal radio. Dalam rangkaian-rangkaian digital, transistor digunakan sebagai saklar berkecepatan tinggi. Beberapa transistor juga dapat dirangkai sedemikian rupa sehingga berfungsi sebagai logic gate, memori, dan komponen-komponen lainnya.

### 2.2.1. Cara Kerja Transistor

Dari banyak tipe-tipe transistor modern, pada awalnya ada dua tipe dasar transistor, bipolar junction transistor (BJT atau transistor bipolar) dan field-effect transistor (FET), yang masing-masing bekerja secara berbeda.


Transistor bipolar dinamakan demikian karena kanal konduksi utamanya menggunakan dua polaritas pembawa muatan: elektron dan lubang, untuk membawa arus listrik. Dalam BJT, arus listrik utama harus melewati satu

daerah/lapisan pembatas dinamakan depletion zone, dan ketebalan lapisan ini dapat diatur dengan kecepatan tinggi dengan tujuan untuk mengatur aliran arus utama tersebut.

FET (juga dinamakan transistor unipolar) hanya menggunakan satu jenis pembawa muatan (elektron atau hole, tergantung dari tipe FET). Dalam FET, arus listrik utama mengalir dalam satu kanal konduksi sempit dengan depletion zone di kedua sisinya (dibandingkan dengan transistor bipolar dimana daerah Basis memotong arah arus listrik utama). Dan ketebalan dari daerah perbatasan ini dapat dirubah dengan perubahan tegangan yang diberikan, untuk mengubah ketebalan kanal konduksi tersebut. Lihat artikel untuk masing-masing tipe untuk penjelasan yang lebih lanjut.

### 2.2.2. BJT

BJT (Bipolar Junction Transistor) adalah salah satu dari dua jenis transistor. Cara kerja BJT dapat dibayangkan sebagai dua dioda yang terminal positif atau negatifnya berdempet, sehingga ada tiga terminal. Ketiga terminal tersebut adalah emiter (E), kolektor (C), dan basis (B).



Gambar 2 – 9 Transistor Bipolar NPN<sup>(3)</sup>


Perubahan arus listrik dalam jumlah kecil pada terminal basis dapat menghasilkan perubahan arus listrik dalam jumlah besar pada terminal kolektor. Prinsip inilah yang mendasari penggunaan transistor sebagai penguat elektronik. Rasio antara arus pada kollector dengan arus pada basisnya biasanya dilambangkan dengan  $\beta$  atau hFE.  $\beta$  biasanya berkisar sekitar 100 untuk transistor-transistor BJT.

### 2.3. DAC


DAC adalah perangkat untuk mengkonversi sinyal masukan dalam bentuk digital menjadi sinyal keluaran dalam bentuk analog (tegangan). Tegangan keluaran yang dihasilkan DAC sebanding dengan nilai digital yang masuk ke dalam DAC.

#### 2.3.1. R/2R sebagai DAC

Sesuai namanya DAC berfungsi untuk mengubah data digital (00110011) menjadi analog 0-5 V. sekarang kita akan membuat 8 bit DAC maksudnya range yang bisa ditangani antara 0 (0000 0000) sampai 255 (1111 1111) yang akan mengasilkan nilai tegangan output 0-5 Volt. sehingga setiap 1 bit bernilai  $5/255=0.019$  v. sehingga saat input diberi data 129 (1000 0001) pada tegangan output keluar  $129 \times 0.019=2.451$  V



Gambar 2-10 Contoh Aplikasi DAC<sup>(10)</sup>



Gambar 2-11 Prinsip Kerja R2R(10)

Rangakaian ini sebenarnya merupakan prinsip kerja IC DAC. Digital input masuk melalui D0-D7. R/2R menggunakan 2 macam resistor yang nilainya merupakan  $2 \times$  resistor satunya (lihat gambar). contoh 10K dengan 20 K atau 470K dengan 1 M (tidak harus sama persis yang penting tidak terlalu jauh perbedaannya).

DAC R/2R memiliki kelebihan-kelebihan antara lain:

- Tegangan output analog yang dapat diatur antara 5V sampai 34V sesuai yang diinginkan
- Arus output yang lebih besar daripada IC DAC yang lain.
- Menambah atau mengurangi jumlah bit dapat dilakukan dengan mudah tinggal menambah/mengurangi cabang dari resistor

#### 2.4. ADC ( ANALOG TO DIGITAL CONVERTER )

ADC digunakan sebagai rangkaian yang mengubah sinyal analog menjadi sinyal digital. Dengan menggunakan ADC, kita dapat mengamati sinyal-sinyal dari perubahan-perubahan sinyal analog seperti perubahan temperature,

kepekatan asap, tekanan udara, kecepatan angin, berat benda, kadar asam ( pH ), dan lain-lain yang semuanya dapat diambil melalui sensornya masing-masing. Hal yang paling penting dalam suatu rangkaian ADC adalah resolusi, yaitu besaran analog terkecil yang masih dapat dikonversi menjadi satuan digital.

$$\text{Resolusi (r)} = ((1 / (2^{\text{n}})) \times V_{\text{ref}})$$

Dimana : n banyaknya bit ADC; Vref = tegangan referensi yang digunakan


#### 2.4.1. ADC 0808

ADC 0808 merupakan konverter A/D 8 bit yang dapat mengkonversi data input sebanyak 8 sinyal, sehingga dapat menerima 8 buah transduser yang berbeda untuk setiap chipnya. Jika pada ADC 0808 ini diberikan tegangan referensi +5V maka resolusinya adalah 20 mV (untuk menghitungnya, gunakan rumus diatas).

Dalam menggunakan ADC 0808 ini pada sistem, hal penting yang perlu diperhatikan adalah pengaktifan/pengkonversian ADC yang harus selalu dilakukan ketika data dari sensor akan dibaca oleh mikroprosesor. Adapun langkah-langkah pengkonversian pada ADC 0808 ini adalah :

1. Aktifkan ADC.
2. RD dan WR diberi logic 1, dimana WR dan RD merupakan keluaran dari PortC0 dan PortC1 yang telah dikombinasikan pada gerbang NOR (Anda dapat melihat rangkaianya di data book ADC 0808 pada perancangan hasil penulis yang telah di download).
3. WR diberi logic 0 kemudian diberi logic 1.
4. RD diberi logic 0


5. Maka pada langkah ini terjadi konversi besaran analog ke digital



Gambar 2-12 Konfigurasi Pin ADC 0808<sup>(6)</sup>

## 2.5. Buffer

Rangkaian buffer disini berfungsi untuk menguatkan sinyal clock dan sinkronisasi agar cukup kuat untuk ditransmisikan. Rangkaian buffer harus memiliki impedansi keluaran yang cukup rendah dan Arus keluaran juga harus cukup besar. Output buffer selain untuk pulsa dan sinyal sinkronisasi dapat juga digunakan sebagai sumber catu.




Gambar 2-13 IC 74LS541<sup>(6)</sup>

Ada 3 hal pokok yang diatur standard RS232, antara lain adalah :

1. Bentuk sinyal dan level tegangan yang dipakai
2. Penentuan jenis sinyal dan konektor yang dipakai, serta susunan sinyal pada kaki-kaki di konektor
3. Penentuan tata cara pertukaran informasi antara komputer dan alat-alat pelengkapnya.

#### 2.6.1. Karakteristik sinyal RS232

Karakteristik sinyal yang diatur meliputi level tegangan sinyal, kecuraman perubahan tegangan (slew rate) dari level tegangan '0' menjadi '1' dan sebaliknya, serta impedansi dari saluran yang dipakai. RS232 dibuat pada tahun 1962, jauh sebelum IC TTL populer, maka level tegangan yang ditentukan untuk RS232 tidak ada hubungannya dengan level tegangan TTL, bahkan jauh berbeda!



Gambar 2 – 15 Level Tegangan RS232<sup>(8)</sup>

- Dalam standard RS232, tegangan antara +3 sampai +15 Volt pada input Line Receiver dianggap sebagai level tegangan ‘0’, dan tegangan antara –3 sampai –15 Volt dianggap sebagai level tegangan ‘1’.
- Agar output Line Driver bisa dihubungkan dengan baik, tegangan output Line Driver berkisar antara +5 sampai +15 Volt untuk menyatakan level tegangan ‘0’, dan berkisar antara –5 sampai –15 Volt untuk menyatakan level tegangan ‘1’.

Beda tegangan sebesar 2 Volt ini disebut sebagai *noise margin* dari RS232.


Untuk mengurangi kemungkinan terjadinya gangguan ‘cross talk’ antara kabel saluran sinyal RS232, kecuraman perubahan tegangan sinyal dibatasi tidak boleh lebih dari 30 Volt/mikro-detik. (Makin besar kecuraman sinyal, makin besar pula kemungkinan terjadi ‘cross talk’). Di samping itu ditentukan pula kecepatan transmisi data seri tidak boleh lebih besar dari 20 KiloBit/Detik. Impedansi saluran dibatasi antara 3 Kilo-Ohm sampai 7 Kilo-Ohm, dalam standard RS232 yang pertama ditentukan pula panjang kabel tidak boleh lebih dari 15 Meter (50 feet), tapi ketentuan ini sudah di-revisi pada standard RS232 versi ‘D’. Dalam ketentuan baris tidak lagi ditentukan panjang kabel maksimum, tapi ditentukan nilai kapasitan dari kabel tidak boleh lebih besar dari 2500 pF, sehingga dengan menggunakan kabel kualitas baik bisa dicapai jarak yang lebih dari 50 feet.

### 2.6.2. Menghubungkan TTL ke RS232

IC digital, termasuk mikrokontroler, umumnya bekerja pada level tegangan TTL, yang dibuat atas dasar tegangan catu daya +5 Volt.

- Rangkaian input TTL menganggap tegangan kurang dari 0,8 Volt sebagai level tegangan '0' dan tegangan lebih dari 2,0 Volt dianggap sebagai level tegangan '1'. Level tegangan ini sering dikatakan sebagai level tegangan TTL.
- Untuk menjamin output bisa diumpulkan ke input dengan baik, tegangan output TTL saat level '0' dijamin lebih rendah dari 0,4 Volt, atau 0,4 lebih rendah dari tegangan yang dituntut oleh input TTL. Sedangkan tegangan output TTL pada saat level '1' dijamin lebih tinggi dari 2,4 Volt, atau 0,4 Volt lebih tinggi dari tegangan yang dituntut oleh input TTL.

Beda tegangan sebesar 0,4 Volt ini disebut sebagai *noise margin* dari TTL.



Gambar 2 – 16 Level Tegangan TTL<sup>(8)</sup>

## 2.7. Visual Basic

Visual Basic adalah salah satu development tools untuk membangun aplikasi dalam bidang windows. Visual basic merupakan bahasa pemrograman tingkat tinggi yang merupakan pengembangan dari bahasa BASIC versi DOS. Dalam pengembangan aplikasi, visual basic menggunakan pendekatan visual untuk merancang user interface dalam bentuk form, sedangkan untuk coding menggunakan bahasa basic yang cenderung mudah untuk dipelajari. Pada pemrograman visual, pengembangan aplikasi dimulai dengan pembentukan user interface dengan mengatur form sesuai dengan yang diinginkan, kemudian mengatur properti dari objek – objek yang digunakan pada user interface. Setelah tampilan form sudah sesuai dengan yang diinginkan dan properti sudah diatur, saatnya melakukan penulisan kode program untuk menangani kejadian – kejadian (event).

Sebelum kita melangkah lebih jauh, kita harus melihat beberapa keterbatasan dalam VB. Karena VB tidak dapat mengakses hardware secara langsung dalam sistem operasi Windows, maka semua permintaan pengaksesan hardware harus melalui windows. Mungkin kita dapat menggunakan windows API untuk melakukan ini, tetapi susah untuk menemukan fungsi yang disediakan oleh windows API untuk melaksanakan tugas tersebut. Oleh karena itu maka dibutuhkan sebuah program eksternal untuk melakukan pengaksesan hardware secara langsung yang biasa disebut DLL (Dynamic Link Library).

### BAB III

#### PERANCANGAN DAN PEMBUATAN ALAT


Perencanaan dan pembuatan alat untuk menampilkan karakteristik kurva tracer ransistor bipolar tmenggunakan mikrokontroller AT89C51, dimaksudkan untuk lebih memahami karakteristik dari sebuah transistor.

Parameter yang digunakan untuk mewujudkan sistem agar dapat bekerja dengan baik yaitu:

1. Menggunakan Mikrokontroller AT89C51 sebagai pengontrol yang diprogram untuk mengontrol alat sesuai yang kita inginkan.
2. Menggunakan program visual basic sebagai program pendukung untuk menampilkan kurva pada computer

#### 3.1. Blok Diagram Rangkaian

Blok rangkaian dari alat ini ditunjukkan dalam gambar berikut ini:



Gambar 3-1. Diagram Blok Alat


Fungsi dari masing – masing blok diagram adalah sebagai berikut :

1. Mikrokontroller berfungsi sebagai pengendali keseluruhan system. Mikrokontroller akan memproses input yang telah diberikan dan mengendalikan output yang diinginkan.
2. Buffer berfungsi sebagai penyangga atau penguat tegangan yang dikeluarkan mikrokontroler agar mampu mengaktifkan rangkaian transistor
3. DAC berfungsi untuk merubah nilai tegangan dari besaran digital menjadi analog untuk mengaktifkan rangkaian transistor.
4. Rangkaian transistor berfungsi untuk mengaktifkan transistor sehingga transistor dapat bekerja
5. ADC berfungsi untuk merubah besaran besaran analog yang dikeluarkan rangkaian transistor menjadi besaran digital agar bisa dibaca mikrokontroler.
6. RS232 sebagai penghubung antara alat dengan komputer.
7. PC berfungsi untuk menampilkan kurva karakteristik

Berdasarkan diagram blok diatas, maka prinsip kerja dari alat tersebut dapat dijelaskan sebagai berikut:

AT89C51 sebagai pengontrol utama, yang mengatur seluruh system, saat diinputkan sebuah nilai, dalam hal ini adalah nilai tahanan maka nilai ini akan diproses oleh mikrokontroller kemudian dibuffer dan dirubah nilainya menjadi analog. Nilai – nilai ini akan masuk kerangkaian transistor sehingga mempengaruhi nilai tegangan dan arusnya. Selanjutnya nilai – nilai ini akan dirubah menjadi digital dan dimasukkan kemikrokontroller. Nilai – nilai yang

- Pin 29 – 30 / Port (ALE/PROG dan PSEN) Tidak digunakan karena pada pembuatan alat ini tidak menggunakan atau mengakses *memory external*
- Pin 31 & Pin 40 (Vcc) dihubungkan dengan tegangan supply +5 Volt
- Pin 32 – 39 / Port (0.0 – 0.7) Digunakan sebagai output keluaran



Gambar 3 - 2  
Minimum Sistem Mikrokontroler AT89C51<sup>(1)</sup>


### 3.2.1.1. Rangkaian Clock Minimum System

Kecepatan proses pengolahan data pada mikrokontroller ditentukan oleh clock (pewaktu) yang dikendalikan oleh mikrokontroller tersebut. Pada

mikrokontroler AT89C51 terdapat internal clock. Internal clock generator berfungsi sebagai sumber clock, tapi masih memerlukan rangkaian tambahan untuk membangkitkan clock yang diperlukan. Rangkaian clock ini terdiri dari dua buah kapasitor dan sebuah kristal yang dirangkai sedemikian rupa dan kemudian dihubungkan dengan Pin 18 dan 19 pada AT 89C51.

Dalam perancangan rangkaian ini menggunakan.


1.  $C = 33 \text{ pF}$ . Penentuan besarnya kapasitansi disesuaikan dengan spesifikasi pada data sheet AT 89C51.
2. Kristal 12 MHZ (berdasarkan data sheet AT89C51) adapun gambar rangkaian clock tampak seperti pada gambar 3-3.



Gambar 3-3 Rangkaian Clock Miinimum Sistem(1)

### 3.2.3. Rangkaian Reset

Reset pada Mikrokontroller merupakan masukkan aktif High '1' Pulsa transisi dari rendah '0' ketinggi '1' akan mereset Mikrokontroller menuju alamat 0000H. Pin reset dihubungkan dengan rangkaian power on reset seperti pada gambar 3-4.



Gambar 3-4. Rangkaian Power On Reset (1)

Rangkaian reset bertujuan agar mikrokontroller dapat menjalankan proses dari awal. Rangkaian reset untuk mikrokontoller dirancang agar mempunyai kemampuan power on reset, yaitu reset yang terjadi pada saat sistem dinyalakan untuk pertama kalinya. Reset juga dapat dilakukan secara manual dengan menekan tombol reset yang berupa switch push button.

Rangkaian Reset terbentuk oleh komponen R dan C yang sudah baku (ditetapkan oleh perusahaan pembuat IC AT 89C51). Nilai R yang dipakai adalah 10 Kohm dan  $C = 10 \mu F$ .

Sedangkan untuk mencari frekuensi dari reset tersebut dengan menggunakan rumus sebagai berikut :

$$f_o = \frac{1}{1,1R.C}$$

Sehingga dengan komponen resistor dengan nilai 10 Kohm serta kapasitor dengan nilai  $10 \mu F$  akan dihasilkan frekuensi.


$$\begin{aligned} f_o &= \frac{1}{1,1.R.C} \\ &= \frac{1}{1,1 \cdot 10^3 \cdot 10^{-6}} \end{aligned}$$

$$f_o = 9,09 Hz$$

Karena konverter digital ke analog ini banyak macamnya, maka pada umumnya dipakai cara konversi dengan rangkaian resistor berbobot (binary weighted resistor) dimana posisi dari bit digital yang akan diberikan akan menghasilkan besar arus tegangan yang sesuai bobot biner pada data digital. Didalam penerapannya, cara pemakaian harga tahanan yang bervariasi akan menimbulkan kesulitan dalam memilih harga tahanan yang sesuai, sehingga dipakai rangkaian tangga tahanan R-2R yang lebih sederhana.

Tahanan keluaran  $V_{out}$  dapat dihitung dengan rumus berikut;


$$V_{out} = - \frac{R_f}{R} V_{ref} \left( \frac{D_0}{2^n} + \frac{D_1}{2^{n-1}} + \frac{D_2}{2^{n-2}} \dots - \left( \frac{D_{(n-2)}}{2^2} + \frac{D_{(n-1)}}{2^1} \right) \right)$$



Gambar 3 – 6 Rangkaian DAC R-2R (Digital Analog Converter)<sup>(3)</sup>

### 3.2.4. Perancangan Rangkaian Transistor

Dalam perancangan alat ini rangkaian transistor merupakan rangkaian vital, karena pada rangkaian inilah yang menentukan bahwa grafik yang ditampilkan benar atau tidak. Dalam rangkaian ini transistor yang digunakan adalah tipe NPN 9013.



Gambar 3-7 Rangkaian Transistor (4)

Dari gambar diatas dapat dijelaskan  $V_{cc}$  diberi tegangan variable sampai tegangan maksimal yang dapat dikeluarkan DAC.  $V_{bb}$  diberikan tegangan tetap yaitu sebesar 5 Volt dan dengan merubah besarnya tahanan  $R_b$ . Penggantian besarnya tahanan  $R_b$  bertujuan untuk melihat perubahan grafik karena transistor sangat berpengaruh terhadap perubahan nilai arus.

#### 3.2.4.1. Daerah Aktif

Daerah kerja transistor yang normal adalah pada daerah aktif, dimana arus  $I_C$  konstans terhadap berapapun nilai  $V_{CE}$ . Dari kurva ini diperlihatkan bahwa arus  $I_C$  hanya tergantung dari besar arus  $I_B$ . Daerah kerja ini biasa juga disebut daerah linear (*linear region*).

Jika hukum Kirchhoff mengenai tegangan dan arus diterapkan pada loop kolektor (rangkaian CE), maka dapat diperoleh hubungan :

$$V_{CE} = V_{CC} - I_C R_C \dots\dots\dots (6)$$

Dapat dihitung dissipasi daya transistor adalah :

$$P_D = V_{CE} I_C \dots\dots\dots (7)$$

Rumus ini mengatakan jumlah dissipasi daya transistor adalah tegangan kolektor-emitor dikali jumlah arus yang melewatkannya. Dissipasi daya ini


berupa panas yang menyebabkan naiknya temperatur transistor. Umumnya untuk transistor power sangat perlu untuk mengetahui spesifikasi  $P_{Dmax}$ . Spesifikasi ini menunjukkan temperatur kerja maksimum yang diperbolehkan agar transistor masih bekerja normal. Sebab jika transistor bekerja melebihi kapasitas daya  $P_{Dmax}$ , maka transistor dapat rusak atau terbakar.

### 3.2.4.2. Daerah Saturasi

Daerah saturasi adalah mulai dari  $V_{CE} = 0$  volt sampai kira-kira 0.7 volt (transistor silikon), yaitu akibat dari efek dioda kolektor-base yang mana tegangan  $V_{CE}$  belum mencukupi untuk dapat menyebabkan aliran elektron.

### 3.2.4.3. Daerah Cut-Off

Jika kemudian tegangan  $V_{CC}$  dinaikkan perlahan-lahan, sampai tegangan  $V_{CE}$  tertentu tiba-tiba arus IC mulai konstan. Pada saat perubahan ini, daerah kerja transistor berada pada daerah cut-off yaitu dari keadaan saturasi (OFF) lalu menjadi aktif (ON). Perubahan ini dipakai pada sistem digital yang hanya mengenal angka biner 1 dan 0 yang tidak lain dapat direpresentasikan oleh status transistor OFF dan ON.



Gambar 3 – 8 Rangkaian driver LED<sup>(3)</sup>

Misalkan pada rangkaian driver LED di atas, transistor yang digunakan adalah transistor dengan  $\beta = 50$ . Penyalaan LED diatur oleh sebuah gerbang logika (*logic gate*) dengan arus *output high* = 400  $\mu\text{A}$  dan diketahui tegangan forward LED,  $V_{\text{LED}} = 2.4$  volt. Lalu pertanyaannya adalah, berapakah seharusnya resistansi  $R_L$  yang dipakai.

$$I_C = \beta I_B = 50 \times 400 \mu\text{A} = 20 \text{ mA}$$

Arus sebesar ini cukup untuk menyalakan LED pada saat transistor *cut-off*. Tegangan  $V_{\text{CE}}$  pada saat *cut-off* idealnya = 0, dan aproksimasi ini sudah cukup untuk rangkaian ini.


$$\begin{aligned} R_L &= (V_{\text{CC}} - V_{\text{LED}} - V_{\text{CE}}) / I_C \\ &= (5 - 2.4 - 0) \text{V} / 20 \text{ mA} \\ &= 2.6 \text{V} / 20 \text{ mA} \\ &= 130 \text{ Ohm} \end{aligned}$$

#### 3.2.4.4. Daerah Breakdown

Dari kurva kolektor, terlihat jika tegangan  $V_{\text{CE}}$  lebih dari 40V, arus  $I_C$  menanjak naik dengan cepat. Transistor pada daerah ini disebut berada pada daerah breakdown. Seharusnya transistor tidak boleh bekerja pada daerah ini, karena akan dapat merusak transistor tersebut. Untuk berbagai jenis transistor nilai tegangan  $V_{\text{CEmax}}$  yang diperbolehkan sebelum breakdown bervariasi.  $V_{\text{CEmax}}$  pada databook transistor selalu dicantumkan juga.

### 3.2.6. Perancangan Rangkaian Serial RS232

Rangkaian serial RS232 ini berfungsi untuk komunikasi data antara alat dan komputer sehingga bisa saling mengirim dan menerima data



Gambar 3 – 10 Rangkaian RS-232 (8)

Untuk mengirim data dari mikrokontroller ke komputer ialah menggunakan system duplex. Baud rate yang digunakan ialah 9600bps atau dapat dipakai yang lain asal sinkron baik komputer maupun mikrokontroller. Pada konektor serial ini yang dipakai hanya 3 pin saja yaitu TX, RX dan Ground.

Rangkaian converter Max232 digunakan untuk mengubah level tegangan TTL menjadi level tegangan RS-232 maupun sebaliknya. IC Max232 memiliki charge pump yang akan membangkitkan tegangan +10Volt & -10Volt dari sumber +5Volt tunggal.

Penggunaan pin pada perancangan rangkaian IC Max232

- pin 7 pada Max232 dihubungkan ke konektor DB9 pada pin 2 (TX) untuk mengirimkan data dari mikrokontroller ke komputer.

- Pin 8 pada Max232 dihubungkan ke konektor DB9 pada pin 3 (RX) untuk menerima data dari komputer ke mikrokontroller.
- Pin 9 pada Max232 dihubungkan ke port 3.0 (RXD) mikrokontroller yang digunakan sebagai modem untuk menerima data dari komputer.
- Pin 10 pada Max232 dihubungkan ke port 3.1 (TXD) mikrokontroller untuk mengirim data ke komputer
- Pin 16 pada Max232 dihubungkan dengan tegangan supply +5Volt (Vcc)
- Pin 15 pada Max232 dihubungkan dengan ground (GND)

### 3.3. Perancangan Perangkat Lunak

Dalam menunjang kerja sistem secara keseluruhan diperlukan suatu perangkat lunak (*software*). *Software* yang digunakan untuk AT89C51 disini menggunakan bahasa *assembler* keluarga MCS51. Program yang ditulis dengan bahasa assembly terdiri dari *label*; *kode mnemonic* dan lain sebagainya yang pada umumnya dinamakan sebagai program sumber (*source code*) yang belum bisa diterima oleh prosesor untuk dijalankan sebagai program, tetapi harus dijalankan dulu menjadi bahasa mesin dalam bentuk *kode biner*.

- Penulisan program dengan menggunakan teks editor dan disimpan dengan ekstensi *.asm*.
- Meng-compile program yang telah ditulis dengan menggunakan Compiler MCS52 sehingga didapatkan file dengan ekstensi *.Hex*.
- Mengubah file berekstensi *.Hex* menjadi file berekstensi *.Bin*.
- Men-download file berekstensi *.Bin* ke dalam EPROM Mikrokontroler AT89C51.

## BAB IV

### PENGUJIAN ALAT

Untuk mengetahui keberhasilan dari alat yang dirancang apakah dapat bekerja sesuai dengan yang diharapkan, maka diperlukan pengujian terhadap alat tersebut. Pada pengujian ini dilakukan sejumlah percobaan untuk mengetahui sistem kerja alat secara keseluruhan.


#### **4.1 Pengujian Rangkaian DAC R2R**

##### **4.1.1 Tujuan Pengujian**

Untuk mengetahui apakah rangkaian DAC yang telah dibuat dapat bekerja sesuai dengan yang diharapkan dan untuk mengetahui sinyal keluaran yang dihasilkan.

##### **4.1.2 Langkah – Langkah Pengujian**


1. Menyusun rangkaian DAC R2R
2. Menghubungkan kutub positif multimeter pada output DAC dan kutub negatif ke ground
3. Mengamati perubahan nilai tegangan



Gambar 4 – 1 Rangkaian pengujian DAC

1 Volt

3. mengamati perubahan nilai untuk tiap – tiap masukan



Gambar 4 – 2 Rangkaian pengujian ADC

#### 4.2.3 Hasil dan Analisa

Setelah melakukan pengujian terhadap rangkaian ADC (analog to digital converter) maka hasil yang diperoleh adalah seperti yang ditunjukkan pada tabel 4-2 sebagai berikut:

Vin (Volt)	Data (Des)	Data (Hex)
0	0	00
1	51	33
2	103	67
3	155	9B
4	208	D0
5	255	FF

Tabel 4 – 2 Data keluaran DAC

#### 4.2.4. Analisa Data

Dari data hasil pengujian dapat diketahui bahwa resolusi tegangan adalah  $\frac{5}{255} = 0,0196 \text{ Volt}$



## BAB V

### Kesimpulan dan Saran

#### 5.1. Kesimpulan

Dari hasil perencanaan dan pembuatan alat dapat diambil kesimpulan yaitu:

1. Minimum sistem mikrokontroller AT89C51 mampu menerima, mengolah dan mengeluarkan data dengan benar sesuai algoritma program
2. Untuk mendapatkan hasil konversi yang bagus pada rangkaian ADC hendaknya memperhatikan Vref, karena Vref berpengaruh pada resolusi konversinya.
3. Titik kerja merupakan pertemuan  $I_C$  terhadap  $V_{CE}$  pada garis beban
4. Posisi titik kerja ditentukan oleh nilai  $V_{CE}$
5. Ada 3 jenis keadaan transistor bipolar yang ditentukan oleh titik kerja
  - Aktif (menghantar)
  - Saturasi (jenuh)
  - Cut off (tersumbat)

#### 5.2. Saran

Adapun saran dari penulis agar tercapai efisiensi dan perkembangan alat ini antara lain:

1. Agar nilainya akurat maka yang paling utama perlu diperhatikan adalah rangkaian ADC dan DAC



INSTITUT TEKNOLOGI NASIONAL  
FAKULTAS TEKNOLOGI INDUSTRI  
JURUSAN TEKNIK ELEKTRO S-1  
KONSENTRASI T. ELEKTRONIKA

### LEMBAR BIMBINGAN SKRIPSI

Nama : Denny Tri Prayogo  
Nim : 9917255  
Jurusan : T. Elektro S-1  
Konsentrasi : T Elektronika  
Judul : Perencanaan dan Pembuatan Alat Untuk Menampilkan  
Karakteristik Kurva Tracer Transistor Bipolar Berbasis  
Mikrokontroller AT89C51

Tanggal Pengajuan Skripsi : 15 Januari 2009  
Selesai Pengajuan Skripsi : 19 Juli 2009  
Dosen Pembimbing : Ir. F Yudi Limpraptono, MT  
Dievaluasi Dengan Nilai : 85 (A)

Mengetahui,  
Ketua Jurusan T. Elektro S-1

Diperiksa dan Disetujui,  
Dosen Pembimbing

( Ir. F. Yudi Limpraptono, MT)  
NIP.Y. 1039500274

(Ir. F. Yudi Limpraptono, MT)  
NIP.Y. 1039500274



INSTITUT TEKNOLOGI NASIONAL  
FAKULTAS TEKNOLOGI INDUSTRI  
JURUSAN TEKNIK ELEKTRO S-1  
KONSENTRASI T. ELEKTRONIKA

### FORMULIR PERBAIKAN SKRIPSI

Nama : Denny Tri Prayogo  
Nim : 9917255  
Masa Bimbingan : 19 Januari 2009 – 19 Juli 2009  
Judul : Perencanaan dan Pembuatan Alat Untuk Menampilkan Karakteristik Kurva Tracer Transistor Bipolar Berbasis Mikrokontroller AT89C51

No	Tanggal	Materi Perbaikan	Paraf
1		- Perbaiki Abstrak	
2		- Perbaiki batasan masalah	
3		- Perbaiki identitas gambar & table	
4		- Perbaiki blok diagram	
5		- Perbaiki gambar lengkap pada lampiran	E f


Disetujui  
Pengaji 1  
  
(Ir. Eko Nurcahyo, MT)  
NIP. Y. 1028700172

Mengetahui  
Dosen Pembimbing  
  
(Ir. F. Yudi Limpraptono, MT)  
NIP. Y. 1039500274



# LAMPIRAN

---





Programming the Flash

The AT89C51 is normally shipped with the on-chip Flash memory array in the erased state (that is, contents = FFH) and ready to be programmed. The programming interface accepts either a high-voltage (12VDD) or a low-voltage (5V) program source signal. The low voltage is used during write mode, and the high voltage is used to program the Flash. The high voltage source must supply enough current to support the required current requirements of the AT89C51.

The STRETCH is chosen such that the high voltage of the resonance pump setting finds enough time to effect the stretching and untwisting of the polymer chains before the first shear pulse.

	$\Delta_{\text{eff}} = 1.2 \text{ eV}$	$\Delta_{\text{eff}} = 0.9 \text{ eV}$
Chi-squared	1.12 ± 0.04	1.17 ± 0.04
Chi-squared / d.o.f.	1.12 ± 0.04	1.17 ± 0.04
Significance	$1.12 \times 10^{-14}$	$1.17 \times 10^{-14}$
Significance (d.o.f.)	$1.12 \times 10^{-14}$	$1.17 \times 10^{-14}$
Chi-squared / $\nu$	1.12 ± 0.04	1.17 ± 0.04

Their views were unlikely to change significantly due to the  
loss of the presidential election. The president, in particular,  
had to be the second strongest by the end of the year, because  
of the coming up of the presidential election.

**Geographical Algorithm.** The last step in this algorithm is to add in distance and weight data to the map according to the first programming code from section 2 and figure 4 to produce the *Algo* (as seen in the following image).

- Given two sorted arrays, merge them into one sorted array.
  - Given two sorted arrays, merge them into one sorted array.
  - Given two sorted arrays, merge them into one sorted array.
  - Given two sorted arrays, merge them into one sorted array.
  - Given two sorted arrays, merge them into one sorted array.

and data for the entire array or until the end of the object file is reached.

**Data Polling:** The AT89C51 features Data Polling to indicate the end of a write cycle. During a write cycle, an attempted read of the last byte written will result in the complement to the写入值 (written value). Once the write cycle has been completed, the write operation is finished and the next cycle may begin. The 89C51 may begin a write operation before the previous one is finished.

**RECOMMENDED:** The measures of environmental protection to be adopted by the State of California in order to prevent the "Harmful Effects" from continuing to increase upon the public health, welfare, and environment of the State of California.

designed largely to facilitate IBM and DEC mainframe compatibility. The DEC version can run on most DEC minicomputers and data bases must be converted from DEC's own DBTG language. The DEC version is designed to run on all versions, including VMS, of the VME architecture.

Figure 4(a) shows the amplitude spectrum of the received signal, and by using the cross-correlation of channel signals and local signals, the approach for IC test can successfully identify with all the three components of reflection pulses from the two scatterers when the distance between them is 10 cm.


Reading the Glimmer Sky: The original set of units, i.e., sets of regular and conformal coordinates, define  $\mathcal{M}^{\text{reg}} \times \mathcal{M}^{\text{conf}}$ , except that  $\mathcal{M}^{\text{reg}}$  and  $\mathcal{M}^{\text{conf}}$  overlap partially along the  $\lambda$ . The volumes of these sets are given below.

ANSWER: The following medications are contraindicated in patients with hypothyroidism:


וְאֵת שָׁמֶן וְאֵת כִּסְוַת וְאֵת בְּרַכָּה וְאֵת נְבָרֵךְ וְאֵת נְבָרֵךְ

Finally, we can say by the Pfeifer model (1990) that the main source of the mass loss is probably the non-remnant evolution of massive stars. But the formation stage is also crucial and more difficult, and unfortunately there hasn't been any progress.

All material contained herein is the sole worldwide copyright for the benefit of the University and its officers. Please contact your local library or the University Library for the address and telephone number.



Flash Programming and Verification Waveforms - Low-voltage Mode ( $V_{PP} = 5V$ )



Flash Programming and Verification Waveforms - High-voltage Mode ( $V_{PP} = 12V$ )

100



Symbol	Parameter	Min	Max	Units
V <sub>H</sub>	Programming Erasure Voltage	11.5	12.5	V
V <sub>L</sub>	Erasure Minimum Erase Voltage	1.0	1.0	mV
T <sub>A</sub>	Operating Temperature Range	-40	85	°C
	Quiescent Frequency	74	74	MHz
	Address Setup to PROG Low	48t <sub>CK</sub>	48t <sub>CK</sub>	
	Address Hold after PROG	48t <sub>CK</sub>	48t <sub>CK</sub>	
	Data Setup to PROG Low	48t <sub>CK</sub>	48t <sub>CK</sub>	
	Data Hold after PROG	48t <sub>CK</sub>	48t <sub>CK</sub>	
	Address Setup to READ Low	48t <sub>CK</sub>	48t <sub>CK</sub>	
	Address Hold after READ	48t <sub>CK</sub>	48t <sub>CK</sub>	
	DATA READ	48t <sub>CK</sub>	48t <sub>CK</sub>	
	P27 (ENABLE) High to V <sub>DD</sub>	48t <sub>CK</sub>	48t <sub>CK</sub>	
	V <sub>DD</sub> Release to READ Low	48t <sub>CK</sub>	48t <sub>CK</sub>	
	V <sub>DD</sub> Hold after PROG	48t <sub>CK</sub>	48t <sub>CK</sub>	
	PROG Wait	110	110	μs
	Address to DATA Write	48t <sub>CK</sub>	48t <sub>CK</sub>	
	DATA Write Time	2.0	2.0	ms
	DATA Write Delay Time	4.0	4.0	μs
	PROG High to ERASE Low	48t <sub>CK</sub>	48t <sub>CK</sub>	
	ERASE Write after ENABE	48t <sub>CK</sub>	48t <sub>CK</sub>	
	ERASE Low to DATA Write	48t <sub>CK</sub>	48t <sub>CK</sub>	
	DATA Write after ERASE	48t <sub>CK</sub>	48t <sub>CK</sub>	
	ERASE High to ERASE Low	48t <sub>CK</sub>	48t <sub>CK</sub>	
	DATA Write in 12-Mbit Programming mode			

TA = 0°C to 70°C, V<sub>CC</sub> = 5.0 ± 10%

### Flash Programming and Verification Characteristics

AT89C51

DE CHARACTERISTICS

Designate Maximum Number Targets	
Designated Temperature	125°C
Designated Temperature +125°C	250°C
Designated Temperature -125°C	-55°C
Designated Temperature Range	-55°C to 125°C
Working Life of Part	1000 hours
With Respect to Lifetime	1000 hours
With Respect to Lifetime +125°C	1000 hours
Maximum Operating Voltage	5.6V
DC Output Current	15.0 mA

the case, repeated illness has a tendency to shorten the life-span of the animal.


Absolute Maximum Ratings

Extreme Program and Data Memory Characteristics


AC Characteristics under operating conditions, load capacitance  $20 \text{ pF}$ ,  $\text{Pd} = 8$ ,  $\text{AL EPRQG}$ , and  $\text{PSEN} = 100 \text{ fA}$ , load capacitance for all other inputs =  $80 \text{ fF}$ .

### AC Characteristics

AT89C51



#### External Data Memory Read Cycle



#### External Program Memory Read Cycle

THEORY

# AT89C51

## Ordering Information

Speed (MHz)	Power Supply Voltage	Ordering Code	Package	Operating Range
12	5V ± 10%	AT89C51-12A1	44A	Commercial (0°C to 70°C)
		AT89C51-12JC	44J	
		AT89C51-12JC	40P6	
		AT89C51-12QC	41Q	
		AT89C51-12QI	45A	Commercial (-40°C to 85°C)
		AT89C51-12JI	45J	
		AT89C51-12PI	40P8	
		AT89C51-12QD	41Q	Commercial
10	5V ± 10%	AT89C51-10A1	44A	Commercial
		AT89C51-10JC	44J	(0°C to 70°C)
		AT89C51-10QC	40P6	
		AT89C51-10QI	41Q	
		AT89C51-10QD	45A	Commercial
8	5V ± 10%	AT89C51-8A1	44A	(-40°C to 85°C)
		AT89C51-8JC	44J	
		AT89C51-8QC	40P6	
		AT89C51-8QI	41Q	
		AT89C51-8QD	45A	Commercial
6	5V ± 10%	AT89C51-6A1	44A	(-40°C to 85°C)
		AT89C51-6JC	44J	
		AT89C51-6QC	40P6	
		AT89C51-6QI	41Q	
		AT89C51-6QD	45A	Commercial
4	5V ± 10%	AT89C51-4A1	44A	(-40°C to 85°C)
		AT89C51-4JC	44J	
		AT89C51-4QC	40P6	
		AT89C51-4QI	41Q	
		AT89C51-4QD	45A	Commercial
20	2.7V to 5.5V	AT89C51-20A1	44A	(-40°C to 70°C)
		AT89C51-20JC	44J	
		AT89C51-20QC	40P6	
		AT89C51-20QI	41Q	
		AT89C51-20QD	45A	Commercial
24	5V ± 10%	AT89C51-24A1	44A	(-40°C to 70°C)
		AT89C51-24JC	44J	
		AT89C51-24QC	40P6	
		AT89C51-24QI	41Q	
		AT89C51-24QD	45A	Commercial
		AT89C51-24AI	44A	(-40°C to 85°C)
		AT89C51-24JI	44J	
		AT89C51-24PI	40P8	
		AT89C51-24QI	44Q	

### Package Type

44A	44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44J	44-lead, Plastic J-Headered Chip Carrier (PLCC)
40P6	40-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
44Q	44-lead, Plastic Gull Wing Quad Flatpack (PQFP)



## LM555

### Timer

#### General Description

The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output circuit can source or sink up to 200 mA or drive TTL circuits.


#### Features

- Direct replacement for 555NE555
- Timing from microseconds through hours
- Operates in both astable and monostable modes
- Adjustable duty cycle
- Output can source or sink 200 mA
- Output and supply TTL compatible
- Temperature stability better than 0.005% per °C
- Normally on and normally off output
- Available in 8-pin MSOP package

#### Applications

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- Pulse position modulation
- Linear ramp generator


#### Schematic Diagram



NCP3050

## Connection Diagram

Dual-In-Line, Small Outline  
and Molded Mini Small Outline Packages



Top View

## Ordering Information

Package	Part Number	Package Marking	Media Transport	NSC Drawing
8-Pin SOIC	LM555CM	LM555CM	Reels	M08A
	LM555CMX	LM555CM	2.5k Units Tape and Reel	
8-Pin MSOP	LM555CMM	Z55	1k Units Tape and Reel	MUA08A
	LM555CMMX	Z05	3.5k Units Tape and Reel	
8-Pin MCP	LM555CN	LM555CN	Reels	N08E

**Absolute Maximum Ratings** (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	+18V
Power Dissipation (Note 3)	
LM555CM, LM555CN	1180 mW
LM555CMM	819 mW
Operating Temperature Range	0°C to +70°C
LM555C	
Storage Temperature Range	-65°C to +150°C

**Bonding Information**

Dual-In Line Package

Soldering (10 Seconds) 260°C

Small Outline Packages

(SOIC and MSOP)

Vapor Phase (60 Seconds) 215°C

Infrared (15 Seconds) 220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

**Electrical Characteristics** (Notes 1, 2)


(T<sub>A</sub> = 25°C, V<sub>CC</sub> = +5V to +15V, unless otherwise specified)

Parameter	Conditions	Limits			Units
		LM555C			
Supply Voltage		Min	Typ	Max	V
Supply Current	V <sub>CC</sub> = 5V, R <sub>L</sub> = ∞ V <sub>CC</sub> = 15V, R <sub>L</sub> = ∞ (Low State) (Note 4)	4.5	8	16	mA
Timing Error, Monostable Initial Accuracy			1		%
Drift with Temperature	R <sub>A</sub> = 1k to 100kΩ, C = 0.1μF, (Note 5)		50		ppm/°C
Accuracy over Temperature			±5		%
Drift with Supply			0.1		%/V
Timing Error, Astable Initial Accuracy		2.25			ppm
Drift with Temperature	R <sub>A</sub> , R <sub>B</sub> = 1k to 100kΩ, C = 0.1μF, (Note 5)	150			ppm/°C
Accuracy over Temperature		3.0			%
Drift with Supply		0.30			%/V
Threshold Voltage		0.667			V/V <sub>CC</sub>
Trigger Voltage	V <sub>CC</sub> = 15V V <sub>CC</sub> = 5V		5		V
Trigger Current		0.4	0.5	1	V
Reset Voltage			0.1	0.4	mA
Reset Current			0.1	0.25	μA
Threshold Current	(Note 6)		0.1	0.11	V
Control Voltage Level	V <sub>CC</sub> = 15V V <sub>CC</sub> = 5V	9	10	11	V
Pin 7 Leakage Output High		2.6	3.33	4	nA
Pin 7 Sat (Note 7)			1	100	nA
Output Low	V <sub>CC</sub> = 15V, I <sub>O</sub> = 15mA		180		mV
Output Low	V <sub>CC</sub> = 4.5V, I <sub>O</sub> = 4.5mA		80	200	mV

## L<sub>1</sub>Y<sub>1</sub>C<sub>1</sub> Typical Performance Characteristics


SGS-11

Minimum Pulse Width Required for Triggering




00785104

Supply Current vs. Supply Voltage




00786119

High Output Voltage vs. Output Source Current




00786120

Low Output Voltage vs. Output Sink Current




00786121

Low Output Voltage vs. Output Sink Current



00786122


Low Output Voltage vs. Output Sink Current




00786123

## Typical Performance Characteristics (Continued)


Output Propagation Delay vs.  
Voltage Level of Trigger Pulse




Output Propagation Delay vs.  
Voltage Level of Trigger Pulse



Discharge Transistor (Pin 7)  
Voltage vs. Sink Current



Discharge Transistor (Pin 7)  
Voltage vs. Sink Current



## Applications Information

### MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot (Figure 1). The external capacitor is initially held discharged by a transistor inside the timer. Upon application of a negative trigger pulse of less than  $1/3 V_{CC}$  to pin 2, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.




FIGURE 1. Monostable

The voltage across the capacitor then increases exponentially for a period of  $t < 1.1 R_A C$ , at the end of which time the voltage equals  $2/3 V_{CC}$ . The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. Figure 2 shows the waveforms generated in this mode of operation. Since the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply.




FIGURE 2. Monostable Waveforms  
 $V_{CC} = 5V$   
 $T = 0.1 \text{ ms/DIV}$   
 $R_A = 9\text{k}\Omega$   
 $C = 0.01\mu\text{F}$

FIGURE 2. Monostable Waveforms

During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit so long as the trigger input is returned high at least 10μs before the end of the timing interval. However the circuit can be reset

during this time by the application of a negative pulse to the reset terminal (pin 4). The output will then remain in the low state until a trigger pulse is again applied.

When the reset function is not in use, it is recommended that it be connected to  $V_{CC}$  to avoid any possibility of false triggering.

Figure 3 is a nomograph for easy determination of  $R$ ,  $C$  values for various time delays.

**NOTE:** In monostable operation, the trigger should be driven high before the end of timing cycle.




FIGURE 3. Time Delay

### ASTABLE OPERATION

If the circuit is connected as shown in Figure 4 (pins 2 and 6 connected) it will trigger itself and free run as a multivibrator. The external capacitor charges through  $R_A + R_B$  and discharges through  $R_B$ . Thus the duty cycle may be precisely set by the ratio of these two resistors.





FIGURE 4. Astable

In this mode of operation, the capacitor charges and discharges between  $1/3 V_{CC}$  and  $2/3 V_{CC}$ . As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

## Applications information (Continued)

Figure 5 shows the waveforms generated in this mode of operation.



V<sub>DC</sub> = 5V  
TIME = 20μs/DIV.  
R<sub>A</sub> = 3kΩ  
R<sub>B</sub> = 3kΩ  
C = 0.01μF

FIGURE 5. Astable Waveforms

The charge time (output high) is given by:

$$t_1 = 0.693 (R_A + R_B) C$$

And the discharge time (output low) by:

$$t_2 = 0.693 (R_B) C$$

Thus the total period is:

$$T = t_1 + t_2 = 0.693 (R_A + 2R_B) C$$

The frequency of oscillation is:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B) C}$$

Figure 6 may be used for quick determination of these RC values.

The duty cycle is:

$$D = \frac{R_B}{R_A + 2R_B}$$





FIGURE 6. Free Running Frequency

## FREQUENCY DIVIDER

The monostable circuit of Figure 1 can be used as a frequency divider by adjusting the length of the timing cycle. Figure 7 shows the waveforms generated in a divide by three circuit.



V<sub>DC</sub> = 5V  
TIME = 20μs/DIV.  
R<sub>A</sub> = 9 kΩ  
C = 0.01μF

FIGURE 7. Frequency Divider

## PULSE WIDTH MODULATOR

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to pin 5. Figure 8 shows the circuit, and in Figure 9 are some waveform examples.






FIGURE 8. Pulse Width Modulator

## Applications information (Continued)



V<sub>CC</sub> = 5V      Top Trace: Modulation 1V/DIV  
TIME = 0.2 ms/DIV      Bottom Trace: Output Voltage 2V/DIV  
R<sub>A</sub> = 9 kΩ  
C = 0.01 μF

FIGURE 8. Pulse Width Modulator.



V<sub>CC</sub> = 5V      Top Trace: Modulation Input 1V/DIV  
TIME = 0.1 ms/DIV      Bottom Trace: Output 2V/DIV  
R<sub>A</sub> = 2.9 kΩ  
R<sub>B</sub> = 3kΩ  
C = 0.01 μF

FIGURE 11. Pulse Position Modulator.

### PULSE POSITION MODULATOR

This application uses the timer connected for astable operation, as in Figure 10, with a modulating signal again applied to the control voltage terminal. The pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. Figure 11 shows the waveforms generated for a triangle wave modulation signal.




FIGURE 10. Pulse Position Modulator.

### LINEAR RAMP

When the pullup resistor, R<sub>A</sub>, in the monostable circuit is replaced by a constant current source, a linear ramp is generated. Figure 12 shows a circuit configuration that will perform this function.




FIGURE 12.


Figure 13 shows waveforms generated by the linear ramp. The time interval is given by:

$$T = \frac{2/3 V_{CC} R_E (R_1 + R_2) C}{R_1 V_{CC} - V_{BE} (R_1 + R_2)}$$

$$V_{BE} \approx 0.6V$$

$$V_{BE} \approx 0.6V$$

## Applications information (Continued)



$V_{DD} = 5V$   
 $TIME = 20\mu s/DIV.$   
 $R_1 = 47k\Omega$   
 $R_2 = 100k\Omega$   
 $R_E = 2.7k\Omega$   
 $C = 0.01\mu F$

FIGURE 13. Linear Ramp

### 50% DUTY CYCLE OSCILLATOR

For a 50% duty cycle, the resistors  $R_A$  and  $R_B$  may be connected as in Figure 14. The time period for the output high is the same as previous,  $t_1 = 0.693 R_A C$ . For the output low, it is  $t_2 =$

$$\left[ \frac{(R_A R_B)}{(R_A + R_B)} \right] C \ln \left[ \frac{R_B - 2R_A}{2R_B - R_A} \right]$$

Thus the frequency of oscillation is

$$f = \frac{1}{t_1 + t_2}$$




FIGURE 14. 50% Duty Cycle Oscillator

Note that this circuit will not oscillate if  $R_B$  is greater than  $1/2 R_A$  because the junction of  $R_A$  and  $R_B$  cannot bring pin 2 down to  $1/3 V_{CC}$  and trigger the lower comparator.

### ADDITIONAL INFORMATION


Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is  $0.1\mu F$  in parallel with  $1\mu F$  electrolytic.

Lower comparator storage time can be as long as  $10\mu s$  when pin 2 is driven fully to ground for triggering. This limits the monostable pulse width to  $10\mu s$  minimum.

Delay time reset to output is  $0.47\mu s$  typical. Minimum reset pulse width must be  $0.3\mu s$  typical.

Pin 7 current switches within 30ns of the output (pin 3) voltage.

## Physical Dimensions (Inches, millimeters) unless otherwise noted (Continued)



Molded Dual-In-Line Package (N)  
NS Package Number N08E

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at [www.national.com](http://www.national.com).

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### BANNED SUBSTANCE COMPLIANCE

National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at [www.national.com/quality/green](http://www.national.com/quality/green).

Lead free products are RoHS compliant.



National Semiconductor  
Americas Customer  
Support Center  
Email: [new.feedback@nsc.com](mailto:new.feedback@nsc.com)  
Tel: 1-800-277-6660  
[www.national.com](http://www.national.com)

National Semiconductor  
Europe Customer Support Center  
Fax: +49 (0) 180-500-65-96  
Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)  
Ostfildern Tel: +49 (0) 89 5500-8209  
English Tel: +44 (0) 870 24 0 277  
France Tel: +33 (0) 1 41 91 8790

National Semiconductor  
Asia Pacific Customer  
Support Center  
Email: [ap.support@nsc.com](mailto:ap.support@nsc.com)

National Semiconductor  
Japan Customer Support Center  
Fax: 81-3-6636-7507  
Email: [jpn.feedback@nsc.com](mailto:jpn.feedback@nsc.com)  
Tel: 81-3-6636-7560

# SN54LS540, SN54LS541, SN74LS540, SN74LS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

RD5A103 - AL RUSE 11/79 - REVISED MARCH 1988

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Hysteresis at Inputs Improves Noise Margins
- Data Flow-thru Pinout (All Inputs on Opposite Side from Outputs)

## description

These octal buffers and line drivers are designed to have the performance of the popular SN54LS240/SN74LS240 series and, at the same time, offer a pinout having the inputs and outputs on opposite sides of the package. This arrangement greatly enhances printed circuit board layout.


The three-state control gate is a 2-input NOR such that if either  $\bar{G}_1$  or  $\bar{G}_2$  are high, all eight outputs are in the high-impedance state.

The 'LS540 offers inverting data and the 'LS541 offers true data at the outputs.

The SN54LS540 and SN54LS541 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74LS540 and SN74LS541 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .


SN54LS540, SN54LS541 . . . J OR W PACKAGE  
SN74LS540, SN74LS541 . . . DW OR N PACKAGE

(TOP VIEW)





SN54LS540, SN54LS541 . . . PK PACKAGE

(TOP VIEW)



TYPE	RATED I <sub>OL</sub> (SINK) CURRENT)	RATED I <sub>OH</sub> (SOURCE) CURRENT)	TYPICAL POWER DISSIPATION (ENABLED)	'LS540	'LS541
SN54LS <sup>1</sup>	12 mA	- 12 mA	92.6 mW	120 mW	
SN74LS <sup>1</sup>	24 mA	- 16 mA	92.5 mW	120 mW	

## schematics of inputs and outputs



PREDICTION DATA: Information is current as of publication date.  
Product conform to specifications per the terms of Texas Instruments Standard Warranty. Production variability does not necessarily include testing of all parameters.

Copyright © 1993, Texas Instruments Incorporated


**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 520255 • DALLAS, TEXAS 75255

# SN54LS540, SN54LS541, SN74LS540, SN74LS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS


CDL2102 - AUGUST 1978 - REVISED MARCH 1988

logic symbols<sup>1</sup>



<sup>1</sup>These symbols conform in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS540, SN54LS541	-55°C to 125°C
SN74LS540, SN74LS541	-50°C to 70°C
Storage temperature range	-65°C to 150°C

Note 1: Voltage values are with respect to the nearest ground terminal.

**SN54LS540, SN54LS541, SN74LS540, SN74LS541**  
**OCTAL BUFFERS AND LINE DRIVERS**  
**WITH 3-STATE OUTPUTS**

SDS18G - AUGUST 1979 - REVISED MARCH 1988

recommended operating conditions

PARAMETER	SN54LS <sup>1</sup>			SN74LS <sup>1</sup>			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$ (see Note 1)	4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$			-12			-15	mA
Low-level output current, $I_{OL}$			12			24	mA
Operating free-air temperature, $T_A$	-55	125	0	70			°C

NOTE 1: Voltage values are with respect to network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS <sup>1</sup>	SN54LS <sup>1</sup>			SN74LS <sup>1</sup>			UNIT
		MIN	TYP <sup>2</sup>	MAX	MIN	TYP <sup>3</sup>	MAX	
$V_{IH}$ High-level input voltage		2		2				V
$V_{IL}$ Low-level input voltage			0.8			0.5		V
$V_{IH}$ Input clamp voltage	$V_{CC} = \text{MIN}$ , $I_I = -18 \text{ mA}$			-1.5			-1.5	V
Hysteresis, $V_{T+} - V_{T-}$	$V_{CC} = \text{MIN}$	0.2	0.4		0.2	0.4		V
$V_{OH}$ High-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = V_{IL, \text{MAX}}$ , $I_{OH} = -3 \text{ mA}$	2.4	3.4		2.4	3.4		V
$V_{OL}$ Low-level output voltage	$V_{CC} = \text{MIN}$ , $V_{IH} = 2 \text{ V}$ , $V_{IL} = 0.5 \text{ V}$ , $I_{OH} = \text{MAX}$	2		2				V
$I_{OZL}$ Off-state output current, high-level voltage applied	$V_{CC} = \text{MAX}$ , $V_O = 2.7 \text{ V}$			20			20	mA
$I_{OZL}$ Off-state output current, low-level voltage applied	$V_{CC} = \text{MAX}$ , $V_O = 0.4 \text{ V}$			-20			-20	mA
$I_I$ Input current at maximum input voltage	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$			0.1			0.1	mA
$I_H$ High-level input current, any input	$V_{CC} = \text{MAX}$ , $V_I = 2.7 \text{ V}$			20			20	mA
$I_L$ Low-level input current	$V_{CC} = \text{MAX}$ , $V_I = 0.4 \text{ V}$			-0.2			-0.2	mA
$I_{OSB}$ Short-circuit output currents <sup>4</sup>	$V_{CC} = \text{MAX}$	-40	-225	-40	-225	-40	-225	mA
$I_{CC}$ Supply current	Outputs High	'LS540	13	26	13	26		
		'LS541	18	32	18	32		
	Outputs Low	'LS540	24	48	24	48		
	Outputs open	'LS541	30	52	30	52		
		'LS640	30	52	30	52		
		'LS641	32	65	32	65		

<sup>1</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>2</sup>The typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

<sup>3</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 **TEXAS  
INSTRUMENTS**

100% EDITION 604 MASSA • DALLAS, TEXAS 75204

**SN74LS540, SN74LS541, SN74LS540, SN74LS541**  
**OCTAL BUFFERS AND LINE DRIVERS**  
**WITH 3-STATE OUTPUTS**

SC-104 - AUGUST 1973 - REVISED - MARCH 1984

switching characteristics,  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	'LS540			'LS541			UNIT
		MIN	Typ.	MAX	MIN	Typ.	MAX	
$t_{PLH}$ Propagation delay time, low-to-high level output		9	15	18	9	15	18	ns
$t_{PLH}$ Propagation delay time, high-to-low-level output	$G_L > 45 \mu\text{F}$ , $R_L = 657 \Omega$ , See Note 2	9	18	18	12	18	18	ns
$t_{PHL}$ Output enable time to low level		25	38	38	28	38	38	ns
$t_{PHL}$ Output enable time to high level		15	26	26	20	32	32	ns
$t_{PDL}$ Output disable time from low level	$G_L = 5 \mu\text{F}$ , $R_L = 657 \Omega$	10	18	18	10	18	18	ns
$t_{PDL}$ Output disable time from high level	See Note 2	15	25	25	18	29	29	ns

NOTE 2: Load circuits and voltage waveforms are shown in Section 4.




2007 RELEASE UNDER ESIIA • DALLAS, TEXAS 75201

## MECHANICAL DATA

**N (R-PDIP-T\*\*)**

16 PINS SHOWN

**PLASTIC DUAL-IN-LINE PACKAGE**



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - Follows JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - The 20 pin end lead shoulder width is a vendor option, either half or full width.


---

## MECHANICAL DATA

NS (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion, not to exceed 0.15.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes in its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

**Mailing Address:** Texas Instruments  
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

## 8-Bit µP Compatible A/D Converters with 8-Channel Multiplexer

### **General Description**

The ADC0808, ADC0809 data acquisition component is a monolithic CMOS device with an 8-bit analog-to-digital converter, 8-channel multiplexer and microprocessor compatible control logic. The 8-bit A/D converter uses successive approximation as the conversion technique. The converter features a high impedance chopper stabilized comparator, a 256R voltage divider with analog switch tree and a successive approximation register. The 8-channel multiplexer can directly access any of 8-single-ended analog signals.

The device eliminates the need for external zero and full-scale adjustments. Easy interfacing to microprocessors is provided by the latched and decoded multiplexer address inputs and latched TTL TRI-STATE outputs.

The design of the ADC0808, ADC0809 has been optimized by incorporating the most desirable aspects of several A/D conversion techniques. The ADC0808, ADC0809 offers high speed, high accuracy, minimal temperature dependence, excellent long-term accuracy and repeatability, and consumes minimal power. These features make this device ideally suited to applications from process and machine control to consumer and automotive applications. For 16-channel multiplexer with common output (sample/hold port) see ADC0816 data sheet. (See AN-247 for more information.)


## Features

- Easy interface to all microprocessors
  - Operates ratiometrically or with 5 V<sub>DD</sub> or analog span adjusted voltage reference
  - No zero or full-scale adjust required
  - 8-channel multiplexer with address logic
  - 0V to V<sub>DD</sub> input range
  - Outputs meet TTL voltage level specifications
  - ADC0808 equivalent to MM74C949
  - ADC0809 equivalent to MM74C949-1

#### **Key Specifications**

- Resolution 8 Bits
- Total Unadjusted Error  $\pm \frac{1}{2}$  LSB and  $\pm 1$  LSB
- Single Supply 5 Vdc
- Low Power 15 mW
- Conversion Time 100  $\mu$ s

### Block Diagram



**See Ordering Information**

177

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$I_{IN(1)}$	Logical "1" Input Current (The Control Inputs)	$V_{IN}=15V$			1.0	$\mu A$
$I_{IN(0)}$	Logical "0" Input Current (The Control Inputs)	$V_{IN}=0$	-1.0			$\mu A$
$I_{CC}$	Supply Current	$t_{CLK}=640\text{ kHz}$		0.3	3.0	mA
<b>DATA OUTPUTS AND EOC (INTERRUPT)</b>						
$V_{OUT(H)}$	Logical "1" Output Voltage	$V_{CC}=4.75V$ $I_{OUT}=-360\mu A$ $I_{OUT}=-10\mu A$	2.4 4.5			V V
$V_{OUT(L)}$	Logical "0" Output Voltage	$I_O=1.6\text{ mA}$			0.45	V
$V_{OUT(EOC)}$	Logical "0" Output Voltage EOC	$I_O=1.2\text{ mA}$			0.45	V
$I_{OUT}$	TRI-STATE Output Current	$V_O=5V$ $V_O=0$	-3		3	$\mu A$ $\mu A$

## Electrical Characteristics – Timing Specifications

Timing Specifications  $V_{CC}=V_{REF(+)}=5V$ ,  $V_{REF(-)}=GND$ ,  $t_1=t_2=20\text{ ns}$  and  $T_A=25^\circ C$  unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$t_{SCLK}$	Start Time Delay from Clock	(Figure 5)	300		900	ns
$t_{WS}$	Minimum Start Pulse Width	(Figure 5)		100	200	ns
$t_{WA,E}$	Minimum ALE Pulse Width	(Figure 5)		100	200	ns
$t_z$	Minimum Address Set-Up Time	(Figure 5)		25	50	ns
$t_H$	Minimum Address Hold Time	(Figure 5)		25	50	ns
$t_D$	Analog MUX Delay Time From ALE	$R_S=3\Omega$ (Figure 5)		1	2.5	$\mu s$
$t_{H1}, t_{H0}$	OE Control to Q Logic State	$C_L=50\text{ pF}$ , $R_L=10k$ (Figure 8)		125	250	ns
$t_{z-H}, t_{H-Z}$	OE Control to Hi-Z	$C_L=10\text{ pF}$ , $R_L=10k$ (Figure 8)		125	250	ns
$t_c$	Conversion Time	$f_c=640\text{ kHz}$ , (Figure 5) (Note 7)	90	100	116	$\mu s$
$f_c$	Clock Frequency		10	640	1280	kHz
$t_{EOC}$	EOC Delay Time	(Figure 5)	0		$8+2\text{ }\mu s$	Clock Periods
$C_{IN}$	Input Capacitance	AI Control Inputs		10	15	$\text{pF}$
$C_{OUT}$	TRI-STATE Output Capacitance	AI TRI-STATE Outputs		10	15	$\text{pF}$

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: A Zener diode exists internally from  $V_{DD}$  to GND and has a typical breakdown voltage of  $7V_{DD}$ .

Note 4: Two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the  $V_{DD}$  supply. The spec allows 100 mV forward bias of either diode. This means that as long as the analog  $V_{IN}$  does not exceed the supply voltage by more than 100 mV, the output code will be correct. To achieve an absolute  $0V_{IN}$  to  $5V_{DD}$  input voltage range will therefore require a minimum supply voltage of 4.900  $V_{DD}$  over temperature variations, initial tolerance and loading.

Note 5: Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors. See Figure 3. None of those A/Ds requires a zero or full-scale adjust. However, if an all-zero code is desired for an analog input other than 0.0V, or if a narrow full-scale span exists (for example: 0.5V to 4.5V full-scale), the reference voltages must be adjusted to achieve this. See Figure 4.

Note 6: Chopper input current is a bias current into or out of the chopper-stabilized comparator. The bias current varies directly with clock frequency and has little temperature dependence (Figure 5). See paragraph 4.0.

Note 7: The outputs of the data register are updated one clock cycle before the rising edge of EOC.

Note 8: Human body model, 100 pF discharged through a 1.5 kΩ resistor.

## Functional Description

### MUX

The device contains an 8-channel single-ended analog signal multiplexer. A particular input channel is selected by using the address decoder. Table 1 shows the input states for the address lines to select any channel. The address is latched into the decoder on the low-to-high transition of the address latch enable signal.

TABLE 1. Analog Channel Selection

SELECTED ANALOG CHANNEL	ADDRESS LINE		
	C	B	A
IN0	L	L	L
IN1	L	L	H
IN2	L	H	L
IN3	L	H	H
IN4	H	L	L
IN5	H	L	H
IN6	H	H	L
IN7	H	H	H

### CONVERTER CHARACTERISTICS

#### The Converter

The heart of this single chip data acquisition system is its 8-bit analog-to-digital converter. The converter is designed to give fast, accurate, and repeatable conversions over a wide range of temperatures. The converter is partitioned into 3 major sections: the 256R ladder network, the successive approximation register, and the comparator. The converter's digital outputs are positive true.

The 256R ladder network approach (Figure 1) was chosen over the conventional R/2R ladder because of its inherent monotonicity, which guarantees no missing digital codes. Monotonicity is particularly important in closed loop feedback control systems. A non-monotonic relationship can cause oscillations that will be catastrophic for the system. Additionally, the 256R network does not cause load variations on the reference voltage.

The bottom resistor and the top resistor of the ladder network in Figure 1 are not the same value as the remainder of the network. The difference in these resistors causes the output characteristic to be symmetrical with the zero and full-scale points of the transfer curve. The first output transition occurs when the analog signal has reached  $\pm \frac{1}{2}$  LSB and succeeding output transitions occur every 1 LSB later up to full-scale.

The successive approximation register (SAR) performs 8 iterations to approximate the input voltage. For any SAR type converter,  $n$ -iterations are required for an  $n$ -bit converter. Figure 2 shows a typical example of a 3-bit converter. In the ADC0808, ADC0809, the approximation technique is extended to 8 bits using the 256R network.

The A/D converter's successive approximation register (SAR) is reset on the positive edge of the start conversion start pulse. The conversion is begun on the falling edge of the start conversion pulse. A conversion in process will be interrupted by receipt of a new start conversion pulse. Continuous conversion may be accomplished by tying the end-of-conversion (EOC) output to the SC input. If used in this mode, an external start conversion pulse should be applied after power-up. End-of-conversion will go low between 0 and 8 clock pulses after the rising edge of start conversion.

The most important section of the A/D converter is the comparator. It is this section which is responsible for the ultimate accuracy of the entire converter. It is also the comparator drift, which has the greatest influence on the repeatability of the device. A chopper-stabilized comparator provides the most effective method of satisfying all the converter requirements. The chopper-stabilized comparator converts the DC input signal into an AC signal. This signal is then fed through a high gain AC amplifier and has the DC level restored. This technique limits the drift component of the amplifier since the drift is a DC component which is not passed by the AC amplifier. This makes the entire A/D converter extremely insensitive to temperature, long term drift, and input offset errors.

Figure 4 shows a typical error curve for the ADC0808 as measured using the procedures outlined in AN-179.

## Timing Diagram




FIGURE 5.

## HI-STATE Test Circuits and Timing Diagrams




FIGURE 8. TRI-STATE Test Circuits and Timing Diagrams

## Applications Information

### OPERATION

#### 1.0 RATIO METRIC CONVERSION

The ADC0808, ADC0809 is designed as a complete Data Acquisition System (DAS) for ratiometric conversion systems. In ratiometric systems, the physical variable being measured is expressed as a percentage of full-scale which is not necessarily related to an absolute standard. The voltage input to the ADC0808 is expressed by the equation

$$\frac{V_{IN}}{V_{IS} - V_Z} = \frac{D_x}{D_{MAX} - D_{MIN}} \quad (1)$$

$V_{IN}$  = Input voltage into the ADC0808

$V_{IS}$  = Full-scale voltage

$V_Z$  = Zero voltage

$D_x$  = Data point being measured

$D_{MAX}$  = Maximum data limit

$D_{MIN}$  = Minimum data limit

A good example of a ratiometric transducer is a potentiometer used as a position sensor. The position of the wiper is directly proportional to the output voltage which is a ratio of the full-scale voltage across it. Since the data is represented as a

proportion of full-scale, reference requirements are greatly reduced, eliminating a large source of error and cost for many applications. A major advantage of the ADC0808, ADC0809 is that the input voltage range is equal to the supply range so the transducers can be connected directly across the supply and their outputs connected directly into the multiplexer inputs, (Figure 9).

Ratiometric transducers such as potentiometers, strain gauges, thermistor bridges, pressure transducers, etc., are suitable for measuring proportional relationships; however, many types of measurements must be referred to an absolute standard such as voltage or current. This means a system reference must be used which relates the full-scale voltage to the standard volt. For example, if  $V_{DD} = V_{REF} = 5.12V$ , then the full-scale range is divided into 256 standard steps. The smallest standard step is 1 LSB which is then 20 mV.

#### 2.0 RESISTOR LADDER LIMITATIONS

The voltages from the resistor ladder are compared to the selected into 8 times in a conversion. These voltages are coupled to the comparator via an analog switch tree which is referenced to the supply. The voltages at the top, center and bottom of the ladder must be controlled to maintain proper operation.

The top of the ladder, Ref(+), should not be more positive than the supply, and the bottom of the ladder, Ref(-), should not be more negative than ground. The center of the ladder volt-

$V_{CC}$  must also be near the center of the supply because the analog switch tree changes from N-channel switches to P-channel switches. These limitations are automatically satisfied in ratiometric systems and can be easily met in ground referenced systems.

Figure 10 shows a ground referenced system with a separate supply and reference. In this system, the supply must be trimmed to match the reference voltage. For instance, if a 5.12V is used, the supply should be adjusted to the same voltage within 0.1V.





FIGURE 9. Ratiometric Conversion System

The ADC0808 needs less than a millamp of supply current so developing the supply from the reference is readily accomplished. In Figure 11 a ground referenced system is shown which generates the supply from the reference. The buffer shown can be an op amp of sufficient drive to supply the millamp of supply current and the desired bus drive, or if a capacitive bus is driven by the outputs a large capacitor will supply the transient supply current as seen in Figure 12. The LM301 is overcompensated to insure stability when loaded by the 10  $\mu$ F output capacitor.

The top and bottom ladder voltages cannot exceed  $V_{CC}$  and ground, respectively, but they can be symmetrically less than  $V_{CC}$  and greater than ground. The center of the ladder voltage should always be near the center of the supply. The sensitivity of the converter can be increased, (i.e., size of the LSB steps decreased) by using a symmetrical reference system. In Figure 13, a 2.5V reference is symmetrically centered about  $V_{CC}/2$  since the same current flows in identical resistors. This system with a 2.5V reference allows the LSB bit to be half the size of a 5V reference system.




66724

$$Q_{OUT} = \frac{V_{IN}}{V_{REF}}$$

$$4.75V \leq V_{CC} = V_{REF} \leq 5.25V$$

FIGURE 10. Ground Referenced Conversion System Using Trimmed Supply



R<sub>A</sub>=R<sub>B</sub>

\*Ratiometric transducers

FIGURE 13. Symmetrically Centered Reference

#### 3.0 CONVERTER EQUATIONS

The transition between adjacent codes N and N+1 is given by:

$$V_{IN} = \left( (V_{REF(+)} - V_{REF(-)}) \left[ \frac{N}{256} + \frac{1}{512} \right] + V_{TUE} \right) - V_{REF(-)} \quad (2)$$

The center of an output code N is given by:

$$V_{IN} = \left( (V_{REF(+)} - V_{REF(-)}) \left[ \frac{N}{256} \right] + V_{TUE} \right) - V_{REF(-)} \quad (3)$$

The output code N for an arbitrary input are the integers within the range:

$$N = \frac{V_{IN} - V_{REF(-)}}{V_{REF(+)} - V_{REF(-)}} \times 256 = \text{Absolute Accuracy} \quad (4)$$

Where: V<sub>IN</sub>=Voltage at comparator input

V<sub>REF(+)</sub>=Voltage at Ref(+)

V<sub>REF(-)</sub>=Voltage at Ref(-)

V<sub>TUE</sub>=Total unadjusted error voltage (typically

V<sub>REF(+)</sub>+512)

#### 4.0 ANALOG COMPARATOR INPUTS


The dynamic comparator input current is caused by the periodic switching of on-chip stray capacitances. These are connected alternately to the output of the resistor ladder/switch tree network and to the comparator input as part of the operation of the chopper stabilized comparators.

The average value of the comparator input current varies directly with clock frequency and with V<sub>IN</sub> as shown in Figure 6.

If no filter capacitors are used at the analog inputs and the signal source impedances are low, the comparator input current should not introduce converter errors, as the transient created by the capacitance discharge will die out before the comparator output is strobed.

If input filter capacitors are desired for noise reduction and signal conditioning they will tend to average out the dynamic comparator input current. It will then take on the characteristics of a DC bias current whose effect can be predicted conventionally.


**Physical Dimensions** inches (millimeters) unless otherwise noted



CONTROLLING DIMENSION IS INCH  
VALUES IN 1 ARE MILLIMETERS

NA28E (Rev B)

**Molded Dual-In-Line Package (N)**  
Order Number ADC0808CCN or ADC0809CCN  
NS Package Number NA28E



**Molded Chip Carrier (V)**  
Order Number ADC0808CCV or ADC0809CCV  
NS Package Number V28A

## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	<a href="http://www.national.com/amplifiers">www.national.com/amplifiers</a>	WEBENCH® Tools	<a href="http://www.national.com/webbench">www.national.com/webbench</a>
Audio	<a href="http://www.national.com/audio">www.national.com/audio</a>	App Notes	<a href="http://www.national.com/acpnotes">www.national.com/acpnotes</a>
Clock and Timing	<a href="http://www.national.com/timing">www.national.com/timing</a>	Reference Designs	<a href="http://www.national.com/refdesigns">www.national.com/refdesigns</a>
Data Converters	<a href="http://www.national.com/adc">www.national.com/adc</a>	Samples	<a href="http://www.national.com/samples">www.national.com/samples</a>
Interface	<a href="http://www.national.com/interface">www.national.com/interface</a>	Eval Boards	<a href="http://www.national.com/evalboards">www.national.com/evalboards</a>
LVDS	<a href="http://www.national.com/lvds">www.national.com/lvds</a>	Packaging	<a href="http://www.national.com/packaging">www.national.com/packaging</a>
Power Management	<a href="http://www.national.com/power">www.national.com/power</a>	Green Compliance	<a href="http://www.national.com/quality/green">www.national.com/quality/green</a>
Switching Regulators	<a href="http://www.national.com/switchers">www.national.com/switchers</a>	Distributors	<a href="http://www.national.com/contacts">www.national.com/contacts</a>
LDOs	<a href="http://www.national.com/ldo">www.national.com/ldo</a>	Quality and Reliability	<a href="http://www.national.com/quality">www.national.com/quality</a>
LED Lighting	<a href="http://www.national.com/led">www.national.com/led</a>	Feedback/Support	<a href="http://www.national.com/feedback">www.national.com/feedback</a>
Voltage Reference	<a href="http://www.national.com/vref">www.national.com/vref</a>	Design Made Easy	<a href="http://www.national.com/easy">www.national.com/easy</a>
PowerWise® Solutions	<a href="http://www.national.com/powerwise">www.national.com/powerwise</a>	Solutions	<a href="http://www.national.com/solutions">www.national.com/solutions</a>
Serial Digital Interface (SDI)	<a href="http://www.national.com/sdi">www.national.com/sdi</a>	Mil/Aero	<a href="http://www.national.com/milaero">www.national.com/milaero</a>
Temperature Sensors	<a href="http://www.national.com/tembsensors">www.national.com/tembsensors</a>	SolarMagic™	<a href="http://www.national.com/solarmagic">www.national.com/solarmagic</a>
Wireless (PLL/VCO)	<a href="http://www.national.com/wireless">www.national.com/wireless</a>	PowerWise® Design University	<a href="http://www.national.com/training">www.national.com/training</a>

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS. EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright © 2009 National Semiconductor Corporation.

For the most current product information visit us at [www.national.com](http://www.national.com)



National Semiconductor  
Americas Technical  
Support Center  
Email: [Asupport@nsc.com](mailto:Asupport@nsc.com)  
Fax: 1-800-372-9958

National Semiconductor Europe  
Technical Support Center  
Email: [Esupport@nsc.com](mailto:Esupport@nsc.com)

National Semiconductor Asia  
Pacific Technical Support Center  
Email: [Ap.support@nsc.com](mailto:Ap.support@nsc.com)


National Semiconductor Japan  
Technical Support Center  
Email: [jp.support@nsc.com](mailto:jp.support@nsc.com)

## MAX232, MAX232I DUAL EIA-232 DRIVERS/RECEIVERS

SLLS017L - FEBRUARY 1988 - REVISED MARCH 2004

- Meets or Exceeds TIA/EIA-232-F and ITU Recommendation V.28
- Operates From a Single 5-V Power Supply With 1.0- $\mu$ F Charge-Pump Capacitors
- Operates Up To 120 kbit/s
- Two Drivers and Two Receivers
- $\pm 30$ -V Input Levels
- Low Supply Current ... 8 mA Typical
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
- Upgrade With Improved ESD (15-kV HBM) and 0.1- $\mu$ F Charge-Pump Capacitors Is Available With the MAX202
- Applications
  - TIA/EIA-232-F, Battery-Powered Systems, Terminals, Modems, and Computers

MAX232...D, DW, N, OR NS PACKAGE  
MAX232I...D, DW, OR N PACKAGE  
(TOP VIEW)



### description/ordering information

The MAX232 is a dual driver/receiver that includes a capacitive voltage generator to supply TIA/EIA-232-F voltage levels from a single 5-V supply. Each receiver converts TIA/EIA-232-F inputs to 5-V TTL/CMOS levels. These receivers have a typical threshold of 1.3 V, a typical hysteresis of 0.5 V, and can accept  $\pm 30$ -V inputs. Each driver converts TTL/CMOS input levels into TIA/EIA-232-F levels. The driver, receiver, and voltage-generator functions are available as cells in the Texas Instruments LinASIC™ library.

### ORDERING INFORMATION

TA	PACKAGE		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	PDIP (N)	Tube of 25	MAX232N	MAX232N
	SOIC (D)	Tube of 40	MAX232D	MAX232
		Reel of 2500	MAX232DR	
	SOIC (DW)	Tube of 40	MAX232DW	MAX232
		Reel of 2000	MAX232DWR	
-40°C to 85°C	SOP (NS)	Reel of 2000	MAX232NSR	MAX232
	PDIP (N)	Tube of 25	MAX232IN	MAX232IN
		Tube of 40	MAX232ID	MAX232I
	SOIC (D)	Reel of 2500	MAX232IDR	
		Tube of 40	MAX232IDW	
	SOIC (DW)	Reel of 2000	MAX232IDWR	MAX232I

T Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinASIC is a trademark of Texas Instruments.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments Standard Warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2004, Texas Instruments Incorporated

**TEXAS  
INSTRUMENTS**  
POST OFFICE BOX 60630 • DALLAS, TEXAS 75206

# MAX232, MAX232I DUAL EIA-232 DRIVERS/RECEIVERS

SLI.S047L - FEBRUARY 1988 - REVISED MARCH 2004

## Function Tables

### EACH DRIVER

INPUT TIN	OUTPUT TOUT
L	H
H	L


H = high level, L = low level

### EACH RECEIVER

INPUT RIN	OUTPUT ROUT
L	H
H	L

H = high level, L = low level

## logic diagram (positive logic)



POST OFFICE BOX 520101 • DALLAS, TEXAS 75252

# MAX232, MAX232I DUAL EIA-232 DRIVERS/RECEIVERS

JL2047L - FEBRUARY 1989 - REVISED MARCH 2004

## DRIVER SECTION

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (see Note 4)**

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V <sub>OH</sub> High-level output voltage	T1OUT, T2OUT	R <sub>L</sub> = 3 kΩ to GND	5	7	V
V <sub>OL</sub> Low-level output voltage‡	T1OUT, T2OUT	R <sub>L</sub> = 3 kΩ to GND	-7	-5	V
r <sub>o</sub> Output resistance	T1OUT, T2OUT	V <sub>S+</sub> = V <sub>S-</sub> = 0, V <sub>O</sub> = -2 V	300		Ω
I <sub>OS</sub> Short-circuit output current	T1OUT, T2OUT	V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 0	±10		mA
I <sub>S</sub> Short-circuit input current	T1IN, T2IN	V <sub>I</sub> = 0		200	μA

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ The algebraic convention, in which the least-positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.

§ Not more than one output should be shorted at a time.

NOTE 4. Test conditions are C1-C4 = 1 μF at V<sub>CC</sub> = 5 V ± 0.5 V.

**switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see Note 4)**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR Driver slew rate	R <sub>L</sub> = 3 kΩ to 7 kΩ, See Figure 2		30		V/μs
SR(t) Driver transition region slew rate	See Figure 3		3		V/μs
Data rate	One TOUT switching		120		kbit/s

NOTE 4. Test conditions are C1-C4 = 1 μF at V<sub>CC</sub> = 5 V ± 0.5 V.

## RECEIVER SECTION

**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (see Note 4)**

PARAMETER	TEST CONDITIONS	MIN	TYP†	MAX	UNIT
V <sub>OH</sub> High-level output voltage	R1OUT, R2OUT	I <sub>OH</sub> = -1 mA	3.5		V
V <sub>OL</sub> Low-level output voltage‡	R1OUT, R2OUT	I <sub>OL</sub> = 3.2 mA		0.4	V
V <sub>IT+</sub> Receiver positive-going input threshold voltage	R1IN, R2IN	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C		1.7	V
V <sub>IT-</sub> Receiver negative-going input threshold voltage	R1IN, R2IN	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C	0.8	1.2	V
V <sub>HYS</sub> Input hysteresis voltage	R1IN, R2IN	V <sub>CC</sub> = 5 V	0.2	0.5	V
r <sub>i</sub> Receiver input resistance	R1IN, R2IN	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25°C	3	5	7

† All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

‡ The algebraic convention, in which the least-positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.

NOTE 4. Test conditions are C1-C4 = 1 μF at V<sub>CC</sub> = 5 V ± 0.5 V.

**switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C (see Note 4 and Figure 1)**

PARAMETER	TYP	UNIT
t <sub>PLH(R)</sub> Receiver propagation delay time, low-to-high-level output	500	ns
t <sub>PHL(R)</sub> Receiver propagation delay time, high-to-low-level output	500	ns

NOTE 4. Test conditions are C1-C4 = 1 μF at V<sub>CC</sub> = 5 V ± 0.5 V.




1425 - 1411 E. BELMONT • DALLAS, TX 75246

## MAX232, MAX232I DUAL EIA-232 DRIVERS/RECEIVERS


MAX232, MAX232I = 8-PIN DIP, 130°C QTRVHS, QTRVH, PTH, PTC

### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The pulse generator has the following characteristics: Z<sub>O</sub> = 50 Ω; duty cycle ≤ 50%.  
 B. C<sub>L</sub> includes probe and jig capacitance.

Figure 2. Driver Test Circuit and Waveforms for t<sub>PLH</sub> and t<sub>PHL</sub> Measurements (5-μs Input)



- NOTE: A. The pulse generator has the following characteristics: Z<sub>O</sub> = 50 Ω; duty cycle ≤ 50%.

Figure 3. Test Circuit and Waveforms for t<sub>TTH</sub> and t<sub>TTL</sub> Measurements (20-μs Input)




POST OFFICE BOX 5010 • DALLAS, TEXAS 75222

# MAX232, MAX232<sup>+</sup> DUAL EIA-232 DRIVERS/RECEIVERS

11-2011 - REVISED MARCH 2004

## APPLICATION INFORMATION



Pin 10 can be connected to V<sub>SS</sub> or GND.

NOTES:

- Resistor values shown are nominal.
- Nanofarad ceramic capacitors are recommended. If balanced tantalum or electrolytic capacitors are used, they should be connected as shown. In addition to the four capacitors shown, the MAX232 can operate with 0.2  $\mu$ F capacitors.

Figure 4. Typical Operating Circuit.

 **TEXAS  
INSTRUMENTS**


11-2011 - REVISED MARCH 2004 - MAX232

**PACKAGING INFORMATION**


Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
MAX232D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DWB4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DWR4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DWB4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DWR4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-I-260C-UNLIM
MAX232DN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N/A for Pkg Type

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX232DR	SOIC	D	16	2500	330.0	16.4	8.5	10.3	2.1	8.0	16.0	Q1
MAX232DR	SOIC	D	16	2600	330.0	16.4	8.5	10.3	2.1	8.0	16.0	Q1
MAX232DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX232IDR	SOIC	D	16	2500	330.0	16.4	8.0	10.3	2.1	8.0	16.0	Q1
MAX232IDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX232NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

## MECHANICAL DATA

**NS (R-PDSO-G\*\*)**

14-PINS SHOWN

**PLASTIC SMALL-OUTLINE PACKAGE**



DIM \ PINS **	14	16	20	24
A : MAX	10,50	10,50	12,90	15,30
A : MIN	9,90	9,90	12,30	14,70


1040062/C 03/03

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion, not to exceed 0.15.

#### MECHANICAL DATA

T<sub>0</sub> (R-PDSO-G16)

**PLASTIC SMALL - OUTLINE PACKAGE**



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.06 (0.15) per end.

 Body width does not include interlead flash. Interlead flash shall not exceed .017 (0.43) per side.

L Reference JDFC MS-Q12 variation AC.

## LAND PATTERN

D(R-PD50-G16)




- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Refer to IPC7351 for alternate board design.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## MECHANICAL DATA

DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0.15).
  - D. Falls within JEDEC MS-013 variation AA.

## MECHANICAL DATA

**N (R-PDIP-T\*\*)**

15 PINS SHOWN

### PLASTIC DUAL-IN-LINE PACKAGE



## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide sufficient design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by an unaltered warning, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible for content of documents. Interpretation or translation of third parties may be subject to correction.

Resale of TI products or services with additions, deletions, or beyond the parameters stated by TI for that product or service does not constitute and may not be used as justification for the associated TI residual responsibility and/or any replacement claim(s) against TI under TI's standard terms and conditions.

To provide, to the patient and his/her carer, easily-valued applications (and/or life support) where a choice of T1 or T2 is not available or necessary to relieve severe physical suffering or death, unless informed of the patient's own desire for alternative care, unless overriding circumstances prevent this. Patients requesting T1 care, have all necessary drugs etc. in the safety and long-term consequences of these applications, and all arrangements made certain that they will allow responsibility for medical, regulatory and safety issues to professionals conducting these products and the use of T1 products in such extra-orthodox applications, notwithstanding any applicable law or regulation or contract that prevents the use of T1 as life support. Patients shall fully understand T1 care decisions, and be advised of any dangers the procedure and its outcome to T1 patients, as well as other applications.

<sup>13</sup> *Archbishop, Antiochian Orthodox Patriarchate, Letter to the Ecumenical Patriarchate, 20 September 2007, available online at <http://www.orthodox-patriarchate.org/News/2007/09/2007-09-20.htm>.*

Described on 77 as compliant with industry minimum service levels. It is also noted that if 100% compliance is not achieved on 77, it will not be responsible for any failure to meet its obligations.

Copyright © 1998, 2000 by Pearson Education, Inc., publishing as Addison Wesley Longman, Inc.

SEARCHED **INDEXED** SERIALIZED FILED U.S. DISTRICT COURT FOR THE N.D.  
OF TEXAS AT DALLAS, TEXAS, NOVEMBER 13, 2015.

