

**PERENCANAAN DAN PEMBUATAN ALAT UNTUK
MENAMPILKAN KARAKTERISTIK KURVA TRACER
TRANSISTOR BIPOLAR BERBASIS
MIKROKONTROLLER AT89C51**

SKRIPSI



Disusun Oleh:
DENNY TRI PRAYOGO
NIM : 9917255



**JURUSAN TEKNIK ELEKTRO
KONSENTRASI TEKNIK ELEKTRONIKA
FAKULTAS TEKNOLOGI INDUSTRI
INSTITUT TEKNOLOGI NASIONAL MALANG
2009**

LEMBAR PERSETUJUAN

PERENCANAAN DAN PEMBUATAN ALAT UNTUK MENAMPILKAN KURVA KARAKTERISTIK TRANSISTOR BIPOLAR BERBASIS MIKROKONTROLER AT89C51

SKRIPSI


*Disusun Dan Diajukan Sebagai Salah Satu Syarat Untuk Memperoleh Gelar
Sarjana Teknik Elektronika Strata Satu (S-1)*

Disusun oleh:

DENNY TRI PRAYOGO
99.17.255

Diperiksa dan Disetujui


Dosen Pembimbing


Ir. F. Yudi Limpraptono, MT
NIP. Y.1039500274

Mengetahui,

Ketua Jurusan Teknik Elektro S-1




Ir. F. Yudi Limpraptono, MT
NIP. Y.1039500274

**INSTITUT TEKNOLOGI NASIONAL
FAKULTAS TEKNOLOGI INDUSTRI
JURUSAN TEKNIK ELEKTRO S-1
KONSENTRASI TEKNIK ELEKTRONIKA
2009**



PT. BNI (PERSERO) MALANG
BANK NAGA MALANG

PERKUMPULAN PENGELOLA PENDIDIKAN UMUM DAN TEKNOLOGI NASIONAL MALANG
INSTITUT TEKNOLOGI NASIONAL MALANG
FAKULTAS TEKNOLOGI INDUSTRI
FAKULTAS TEKNIK SIPIL DAN PERENCANAAN
PROGRAM PASCA SARJANA MAGISTER TEKNIK

Kampus I : Jl. Bendungan Sigurgura No.2 Telp.(0341)551431 (Hunting) Fax.(0341)553015 Malang 65145
Kampus II : Jl Raya Karanglo Km.2 Telp. (0341) 417636 Fax (0341)417634 Malang

BERITA ACARA UJIAN SKRIPSI
FAKULTAS TEKNOLOGI INDUSTRI

Nama : Denny Tri Prayogo
Nim : 9917255
Jurusan : T. Elektronika S-1
Judul : Perencanaan dan Pembuatan Alat Untuk Menampilkan Karakteristik Kurva
Tracer Transistor Bipolar Berbasis Mikrokontroller AT89C51

Dipertahankan Dihadapan Tim Penguji Skripsi Jenjang Program Strata 1 (S-1)

Pada Hari : Sabtu

Tanggal : 3 Oktober 2009

Dengan Nilai : 75,95 (B+) *fy*

Panitia Ujian

Ketua

(Ir. F. Yudi Limpraptono, MT)
NIP. Y. 1039500274

Sekretaris

(Ir. Yusuf Ismail Nahkoda, MT)
NIP. Y. 1018800189

Anggota Penguji

Penguji I

(Ir. Eko Nurcahyo, MT)
NIP. Y. 1028700172

ABSTRAKSI

PERENCANAAN DAN PEMBUATAN ALAT UNTUK MENAMPILKAN KURVA KARAKTERISTIK TRANSISTOR BIPOLAR BERBASIS MIKROKONTROLLER AT89C51

DENNY TRI PRAYOGO (99.17.255)

Konsentrasi Teknik Elektronika, Jurusan Teknik Elektro
Fakultas Teknologi Industri, Institut Teknologi Nasional Malang
Dosen Pembimbing: Ir. F Yudi Limpraptono, MT

Transistor adalah salah satu komponen semikonduktor yang banyak digunakan pada berbagai rangkaian elektronika. Transistor dapat berfungsi sebagai saklar, penguat (arus maupun tegangan) dan dengan elektronika digital dapat dibangun gerbang logika. Agar transistor dapat beroperasi secara tepat maka transistor harus dioperasikan di daerah linier agar diperoleh sinyal keluaran yang tidak cacat.

Dengan alat ini kita akan dapat menampilkan kurva karakteristik dari transistor, yang di khususkan pada transistor jenis NPN. Dalam alat ini yang berfungsi sebagai control utama adalah μC AT89C51.

Ketika alat diaktifkan μC akan menseset tegangan kemudian dirubah melalui DAC untuk mengaktifkan rangkaian transistor. Selanjutnya nilai - nilai yang dihasilkan rangkaian transistor dimasukkan ke ADC untuk dibaca μC , selanjutnya nilai- nilai itu akan ditampilkan di computer berupa grafik.

Dengan alat ini kita akan mampu menampilkan grafik dari transistor sehingga dapat mempelajari karakteristik dan mengetahui daerah titik kerjanya.

Kata kunci: Transistor, Saklar, AT 89C51

KATA PENGANTAR

Segala puji dan syukur kami panjatkan kehadirat Allah SWT atas limpahan rahmat dan hidayah-Nya sehingga penulis dapat menyelesaikan laporan skripsi ini dengan judul, *Perencanaan dan Pembuatan Alat Untuk Menampilkan Karakteristik Kurva Tracer Transistor Bipolar Berbasis Mikrokontroler AT89C51*.

Skripsi ini merupakan salah satu syarat yang harus ditempuh dalam menyelesaikan program studi (S-1) Jurusan Teknik Elektro Konsentrasi Elektronika di Institut Teknologi Nasional Malang. Dalam penyusunan skripsi ini penulis tidak lepas dari bantuan dari berbagai banyak pihak, oleh karena itu pada kesempatan ini penulis ingin mengucapkan banyak terima kasih kepada:

1. Allah SWT atas segala berkah dan kemudahan yang telah diberikan dalam penyelesaian skripsi ini.
 2. Bapak Dr Ir Abraham Lomi, MSEE selaku rektor ITN Malang.
 3. Bapak Ir. Sidik Nurtjahjono, MT selaku dekan FTI ITN Malang.
 4. Bapak Ir. F Yudi Limpraptono, MT selaku ketua jurusan Teknik Elektro S-1
 5. Bapak Ir. Yusuf Ismail Nahkoda, MT selaku sekretaris jurusan Teknik Elektro S-1
 6. Bapak Ir. F Yudi Limpraptono, MT selaku dosen pembimbing atas bantuan, arahan dan bimbingan dalam penyusunan skripsi ini.
 7. Semua pihak yang telah banyak membantu dalam pelaksanaan dan penyusunan skripsi ini.
-

ALHAMDULILLAH ROBBIL ALAMIN, segala puji dan syukur kehadirat Allah SWT yang telah memberikan segalanya "kesempatan, kekuatan, kesabaran, kemudahan" serta kelancaran dalam menyelesaikan skripsi ini. Semoga Allah akan selalu memberikan kemudahan untuk menempuh langkah - langkah ku dimasa depan. Amien.

Buat Ayahanda alm, tiada kata yang paling indah yang dapat aku ucapkan. Terima kasih engkau telah berikan semua tenaga dan pikiran untuk anakmu hingga akhir hayat. Terima kasih ayah engkau telah mengantarkan aku, meski hanya sampai dipintu gerbang perjuangan.

Buat Ibunda dan nenek tersayang, terima kasih atas doa, kasih sayang dan semua dukungan yang diberikan untuk menyelesaikan studi ini. Ibu dan nenek adalah semangatku dalam melewati semua rintangan sehingga skripsi ini terselesaikan.

Buat keluargaku "mbak yenny, lin, Rizal, Aling, Kaka" terima kasih atas doa dan dukungannya. Menjadi dewasa itu pasti tapi untuk bisa bijaksana butuh perjuangan.

Ima makasih untuk semua yang telah engkau berikan buat aku, aku ga tau apa kata yang tepat untuk kutuliskan buai kamu. Semoga engkau akan selalu disisiku.

Sahabatku Nanang & Budi thank's laporan skripsinya,

Semua teman - teman kos sigura - gura barat & bunga kopi (special to anang & dimas) thank's bantuan dan fasilitasnya. Yang blm lulus jangan males ya cepat selesaikan kuliah & skripsi kalian.

Buat yang belum disebut

Thank's A lot

Skripsi ini aku persembahkan untuk:

Ayah alm & ibu, Lin, Rizal serta nenekku Alm.

Dan juga almamaterku

Teknik Elektronika S-1 Institut Teknologi Nasional Malang

DAFTAR ISI

HALAMAN JUDUL	i
LEMBAR PERSETUJUAN	ii
BERITA ACARA UJIAN SKRIPSI	iii
ABSTRAKSI.....	iv
KATA PENGANTAR.....	v
DAFTAR ISI.....	vii
DAFTAR GAMBAR.....	xi
DAFTAR TABEL.....	xiii
BAB I PENDAHULUAN.....	1
1.1 Latar Belakang	1
1.2 Rumusan Masalah	1
1.3 Tujuan.....	2
1.4 Batasan Masalah.....	2
1.5 Metodologi	3
1.6 Sistematika Penulisan.....	4
BAB II LANDASAN TEORI	5
2.1 Mikrokontroler AT89C51	5
2.1.1 Perangkat Keras Mikrokontroler AT89C51	6
2.1.2 Konfigurasi Pin Mikrokontroler AT89C51	7
2.1.3 Organisasi Memori.....	9
2.1.3.1 Memori Program.....	11
2.1.3.2 Memori Data.....	12

2.1.4 Register – Register di Mikrokontroler AT89C51	14
2.1.5 Interupsi.....	14
2.1.5.1 Interupsi Enable	15
2.1.5.2 Prioritas interupsi.....	16
2.2 Transistor.....	17
2.2.1 Cara Kerja Transistor	17
2.2.2 BJT (Bipolar Junction Transistor).....	18
2.3 DAC (Digital to Analog Converter).....	19
2.3.1 R/2R sebagai DAC.....	19
2.4 ADC (Analog to Digital Converter).....	20
2.4.1 ADC 0808	21
2.5 Buffer	22
2.6 Komunikasi Data.....	23
2.6.1 Karakteristik sinyal RS232	24
2.6.2 Menghubungkan TTL ke RS232.....	26
2.6.3 Konektor dan Jenis Sinyal RS232.....	28
2.7 Visual Basic.....	29
BAB III PERANCANGAN DAN PEMBUATAN ALAT.....	30
3.1 Blok Diagram Rangkaian.....	30
3.2 Perancangan Perangkat keras	32
3.2.1 Perancangan Minimum Sistem AT89C51	32
3.2.1.1 Rangkaian Clock Minimum System.....	33
3.2.1.2 Rangkaian Reset	34
3.2.2 Perancangan rangkaian Buffer	36

DAFTAR GAMBAR

Gambar 2 – 1 Blok Diagram Mikrokontroler AT89C51.....	6
Gambar 2 – 2 Konfigurasi Pin AT89C51	7
Gambar 2 – 3 Struktur Memori Mikrokontroler AT89C51	10
Gambar 2 – 4 Memori Program.....	11
Gambar 2 – 5 EEPROM Eksternal	11
Gambar 2 – 6 Menggabungkan Mikrokontroler dengan RAM Eksternal.....	12
Gambar 2 – 7 Memori data Intenal.....	12
Gambar 2 – 8 Organisasi Memori.....	13
Gambar 2 – 9 Transistor Bipolar NPN	18
Gambar 2 – 10 Contoh Aplikasi DAC.....	19
Gambar 2 – 11 Prinsip Kerja R2R.....	20
Gambar 2 – 12 Konfigurasi Pin ADC 0808	22
Gambar 2 – 13 IC 74LS541	22
Gambar 2 – 14 RS232.....	23
Gambar 2 – 15 Level Tegangan RS32	24
Gambar 2 – 16 Level Tegangan TTL.....	26
Gambar 2 – 17 Perubahan Level Tegangan TTL-RS232-TTL	27
Gambar 3 – 1 Diagram Blok Alat	30
Gambar 3 – 2 Minimum Sistem Mikrokontroler AT89C51	33
Gambar 3 – 3 Rangkaian Clock Miimum Sistem	34
Gambar 3 – 4 Rangkaian Power On Reset.....	37
Gambar 3 – 5 Rangkaian Buffer	36

BAB I

PENDAHULUAN

1.1 Latar Belakang

Dunia elektronika dari hari ke hari semakin menunjukkan kemajuan yang pesat seiring kemajuan ilmu dan teknologi. Peralatan elektronika menjadi piranti yang sangat banyak digunakan diberbagai bidang, dan piranti yang sudah ada akan terus berkembang agar memiliki kemampuan yang lebih baik dan lebih kompleks aplikasinya. Dengan semakin kompleksnya sebuah piranti maka akan semakin rumit instrumennya

Transistor adalah salah satu komponen semikonduktor yang banyak digunakan pada berbagai rangkaian elektronika. Transistor dapat berfungsi sebagai saklar, penguat (arus maupun tegangan) dan dengan elektronika digital dapat dibangun gerbang logika.

Agar transistor dapat beroperasi secara tepat maka transistor harus dioperasikan didaerah linier agar diperoleh sinyal keluaran yang tidak cacat. Maka dengan mempelajari karakteristik dari transistor akan diketahui daerah titik kerjanya

1.2 Rumusan masalah

Dengan memperhatikan latar belakang dari usulan skripsi ini didapatkan rumusan masalah sebagai berikut :

- Bagaimana merencanakan dan membuat minimum sistem mikrokontroler AT89C51
- Bagaimana membuat rangkaian DAC agar besaran yang dimasukkan bisa mengaktifkan transistor
- Bagaimana membuat rangkaian transistor
- Bagaimana membuat rangkaian ADC agar besaran yang dikeluarkan transistor dapat dibaca oleh mikrokontroler
- Bagaimana membuat perangkat lunak atau software yang berfungsi untuk mengendalikan alat yang direncanakan

1.3 Tujuan Perencanaan

Dari rumusan masalah di atas maka tujuan ini adalah untuk merencanakan dan membuat alat untuk menampilkan karakteristik kurva tracer transistor bipolar.

1.4 Batasan Masalah

Agar pemmasalahan dalam tugas akhir ini tidak berkembang karena keterbatasan pengetahuan, waktu, dan biaya maka pembahasan dibatasi pada :

- a. Minimum system yang dirancang menggunakan Chip AT89C51 sebagai unit kontrol utama.
 - b. Pembahasan hanya ditekankan pada kurva karakteristik
 - c. Transistor yang digunakan adalah jenis NPN
-



BAB II

LANDASAN TEORI

Pada bab II akan diberikan pembahasan mengenai teori yang menunjang penyelesaian skripsi ini. Pembahasan tersebut mengenai mikrokontroler AT89C51 dan komponen penunjang lainnya yang meliputi transistor Bipolar, DAC, ADC, buffer, penghubung data, dan program visual basic.

2.1. Mikrokontroler AT89C51

Perbedaan antara mikroprosesor dan mikrokontroler adalah


Mikroprosesor: adalah bagian dari CPU dari sebuah computer, tanpa memori tanpa I/O dan Peripheral. Contoh 8088 dan 80x86. Untuk dapat bekerja membutuhkan perangkat pendukung berupa RAM, ROM, dan I/O

Mikrokontroler atau yang kita kenal dengan *Single Chip* mengkombinasikan CPU dengan memori dan I/O. Dengan demikian suatu mikrokontroler tidak membutuhkan tambahan RAM, ROM dan I/O.

Mikrokontroler AT89C51 adalah Mikrokontroler ATMEL yang kompatibel penuh dengan mikrokontroler keluarga MCS-51, membutuhkan daya rendah, memiliki performance yang tinggi dan merupakan mikrokomputer 8-bit yang dilengkapi 4Kbyte EEPROM (Electrical Erasable and Programmable Read Only Memory) dan 128 X 8-bit internal RAM. Program memori yang dapat diprogram ulang dalam system atau menggunakan programmer Nonvolatile memory konvensional. Dalam system mikrokontroler terdapat dua hal yang

mendasar yaitu perangkat lunak dan perangkat keras yang keduanya saling terkait dan mendukung.

2.1.1. Perangkat Keras Mikrokontroler AT89C51




Gambar 2.-1 Blok Diagram Mikrokontroler AT89C51⁽⁵⁾

Secara umum mikrokontroler AT89C51 memiliki fitur:

- CPU 8-bit
- Memiliki 4 Kb flash memory. Flash dapat ditulis / dihapus 1000 kali
- Memiliki internal RAM 128 byte
- Memiliki I/O sebanyak 32 line
- 2 Timer/Counter 16-bit
- Menangani 6 sumber interupsi
- 3 level program memori lock
- Memiliki serial port, untuk komunikasi serial

2.1.2. Konfigurasi Pin Mikrokontroler AT89C51

Mikrokontroler AT89C51 memiliki 40 pin yang diperlihatkan pada gambar berikut:



Gambar 2-2 Konfigurasi Pin AT89C51⁽⁵⁾


Penjelasan masing-masing pin adalah sebagai berikut:

1. port 1 sampai 8 (Port 1) merupakan port input/output 8 bit dua arah yang dapat digunakan untuk berbagai keperluan (general Purpose)
 2. Port 9 RESET, merupakan pin yang berfungsi mereset MCU AT89C51 ke keadaan awal. Port ini dihubungkan ke power on reset
 3. Port 10 sampai 17 (port 3) adalah port input/output 8 bit dua arah. Port 3 juga memiliki fungsi pengganti sebagai:
 - Port 10 port komunikasi input serial RXD
 - Port 11 port komunikasi output serial TXD
 - Port 12 saluran interupsi eksternal 0 (aktif rendah) INT0
 - Port 13 saluran interupsi eksternal 1 (aktif rendah) INT1
 - Port 14 input timer 0 T0
 - Port 15 input timer 1 T1
 - Port16 berfungsi sebagai sinyal kendali tulis, saat prosesor akan menulis data ke memori I/O luar WR
 - Port 17 berfungsi sebagai sinyal kendali tulis, saat prosesor akan membaca data ke memori I/O luar RD
 4. Port 18 (XTAL 1) adalah port masukan ke rangkaian osilator internal. Sebuah osilator kristal atau sumber osilator luar dapat digunakan.
 5. Port 19 (Xtal 2) adalah port keluaran ke rangkaian osilator internal. Port ini dipakai bila menggunakan osilator kristal
 6. Port 20 (Ground) dihubungkan ke V_{ss} atau Ground
-

7. Port 21 sampai 28 (Port 2) adalah port paralel 2 (P2) selebar 8 bit dua arah. Port 2 ini digunakan sebagai pengalamat bila dilakukan pengaksesan memori eksternal
8. Port 29 adalah port PSEN (Program Store Enable) yang merupakan sinyal pengontrol yang membolehkan program memory eksternal masuk ke dalam bus selama proses pemberian/pengambilan instruksi (fetching)
9. Port 30 adalah port ALE (Address Latch Enable) yang digunakan untuk menahan alamat memori eksternal selama proses pelaksanaan instruksi
10. Port 31 (EA). Bila port ini diberi logika tinggi (H) mikrokontroler akan melaksanakan instruksi dari ROM/EPROM. Ketika isi program counter kurang dari 4096. Bila diberi logika rendah (L), mikrokontroler akan melaksanakan seluruh instruksi dari program memori program luar.
11. Port 32 sampai 39 (Port 0) merupakan port paralel 8 bit open drain dua arah. Bila digunakan untuk mengakses memori luar, port ini akan memultipleks alamat memori dengan data.
12. Port 40 (Vcc) dihubungkan dengan ke Vcc + 5 volt

2.1.3. Organisasi Memori

Mikrokontroler MCS 51 memiliki pembagian ruang alamat untuk program dan data. Memori program hanya dapat dibaca tidak dapat ditulisi. Sedang memory data dapat ditulisi Program yang berukuran lebih dari kapasitas EEPROM (4 Kbite untuk 8951, dan 8 Kbit untuk 8952) disimpan di EEPROM eksternal. Sinyal yang membolehkan pembacaan dari memori program eksternal adalah dari pin PSEN (Program Store Enable)




Gambar 2-3 Struktur Memori Mikrokontroler 8951⁽⁵⁾

Mikrokontroler AT89C51 memiliki 5 buah ruang alamat, yaitu

1. Ruang alamat kode (code addresss space) sebanyak 4k, yang seluruhnya merupakan ruang alamat kode eksternal (off chip)
2. Ruang alamat data internal yang dapat dialamati secara langsung, yang terdiri atas:
 - RAM sebanyak 128 byte
 - Hardware register sebanyak 128 byte
3. Ruang alamat data internal yang dialamati secara tidak langsung sebanyak 128 byte, seluruhnya diakses dengan pengalamatan tidak langsung.
4. Ruang alamat data eksternal 64K byte yang dapat ditambahkan oleh pemakai.
5. Ruang alamat bit. Dapat diakses dengan pengalamatan langsung.

2.1.3.1. Memori Program


Gambar dibawah memperlihatkan bagian bawah dari memori program. Setelah reset CPU memulai eksekusi dari lokasi 0000H



Gambar 2-4 Memori Program⁽⁵⁾

Setiap interupsi mempunyai lokasi tetap dalam memori program. Interupsi menyebabkan CPU melompat lokasi yang ada diatas yang merupakan alamat-alamat lokasi interupsi. Terdapat sub rutin yang harus dilaksanakan.


kita dapat menambahkan EEPROM eksternal bila dirasa ukuran program lebih dari 4 Kbyte. Tampak pada blok diagram dibawah ini :



Gambar 2-5 EEPROM Eksternal⁽⁵⁾


2.1.3.2. Memori Data

Gambar dibawah memperlihatkan hubungan mikrokontroler untuk mengakses RAM Eksternal. Untuk melakukan pembacaan dan penulisan, mikrokontroler akan mengirimkan RD atau WR.



Gambar 2-6 Menggabungkan Mikrokontroler dengan RAM Eksternal⁽⁵⁾


Memori data internal dipetakan seperti pada gambar 2-7. Ruang memorinya dibagi menjadi tiga blok, yaitu sebagai Lower 128, upper 128 dan ruang SFR




(Special Function Register)

Gambar 2-7 Memori data Intenal⁽⁵⁾


Bagian Bawah dari 128 Byte RAM dipetakan seperti terlihat pada gambar 2-8. Tiga puluh byte paling bawah dikelompokkan dalam 4 bank (8 Register) yaitu R0 sampai R7. Dua bit dalam psw memilih register bank yang digunakan.



Bagian Bawah 128 Byte RAM Internal



bagian atas 128 byte RAM Internal



Gambar 2-8 Organisasi Memori⁽⁵⁾

2.1.4. Register – Register di Mikrokontroler AT89C51

Register di Mikrokontroler dapat diklasifikasikan berdasar penggunaan sebagai berikut:

Tabel 2-1 register-register mikrokontroler AT 89C51⁽⁵⁾

Klasifikasi Register	Nama Register	Nama	Alamat	fungsi
Register Untuk Aritmatika dan Logik (8 Byte)	A	Accumulator	E0H	
	B		F0H	
Register I/O (8 Byte)	P0	Port 0	80H	
	P1	Port 1	90H	
	P2	Port 2	A0H	
	P3	Port 3	B0H	
	SBUF	Serial Buffer	98H	
Register Control (8 Byte)	IP	Interrupt Priority Control	B8H	
	IE	Interrupt Enable Control	A8H	
	TMOD	Timer/Counter Mode Control	89H	
	TCON	Timer/Counter Control	88H	
	TH0	Timer/Counter 0 High Byte	8CH	
	TL0	Timer/Counter 0 Low Byte	8AH	
	TH1	Timer/Counter 1 High Byte	8DH	
	TL1	Timer/Counter 1 Low Byte	8BH	
Register Bannu (8 Byte)	PCON	Power Control	87H	
	R0..R7		00H..07H	
	R0'..R7'		08H..0FH	
	R0''..R7''		10H..17H	
Register 16 Bit			18H..1FH	
	DPTR		82H..83H	
Register Pointer	SP		81H	

2.1.5. Interupsi

Ada 2 jenis interupsi dalam mikrokontroler 8951 yaitu :

1. Interupsi yang tak dapat dihalangi oleh perangkat lunak (Non maskable Interrupt) misalnya reset
2. Interupsi yang dapat dihalangi perangkat lunak (maskable interrupt) contoh interupsi jenis ini adalah INT 0 dan IT 1 serta timer/Counter 0, Timer/Counter 1 dan interupsi serial (internal)

Alamat layanan rutin interupsi dari setiap sumber interupsi diperlihatkan pada table dibawah ini:

Tabel 2-2 Alamat Interupsi⁽⁵⁾

Nama	Lokasi	Alat Interupsi
Reset	00 H	Power on reset
Int 0	03H	INT 0
Timer 0	0BH	Timer 0
Int 1	13 H	INT 1
Timer 1	1 BH	Timer 1
Sint	23 H	Port I/O serial

Mikrokontroler AT89C51 menyediakan 5 sumber interupsi: 2 interupsi eksternal, 2 interupsi timer, dan satu interupsi port serial.. Register yang mengontrol interupsi yaitu IE(Interrupt enable) dan IP (Interrupt priority)

2.1.5.1. Interupsi enable

Tabel 2-3 Interupsi Enable⁽⁵⁾

MSB				LSB			
EA	-	-	ES	ETI	EXI	ET0	EX0

Simbol	Posisi	Fungsi
EA	IE.7	Melumpuhkan semua interupsi. Jika EA = 0 tidak ada interupsi yang akan dilayani. Jika EA = 1 setiap sumber interupsi dapat dijalankan atau dilumpuhkan secara individual
-	IE.6	Kosong

2.2. Transistor

Transistor adalah komponen semikonduktor yang dapat dipakai sebagai penguat, sebagai sirkuit pemutus dan penyambung (*switching*), stabilisasi tegangan, modulasi sinyal atau sebagai fungsi lainnya. Transistor dapat berfungsi semacam kran listrik, dimana berdasarkan arus inputnya (BJT) atau tegangan inputnya (FET), memungkinkan pengaliran listrik yang sangat akurat dari sirkuit sumber listriknya.

Pada umumnya, transistor memiliki 3 terminal. Tegangan atau arus yang dipasang di satu terminalnya mengatur arus yang lebih besar yang melalui 2 terminal lainnya. Transistor adalah komponen yang sangat penting dalam dunia elektronik modern. Dalam rangkaian analog, transistor digunakan dalam amplifier (penguat). Rangkaian analog melingkupi pengeras suara, sumber listrik stabil, dan penguat sinyal radio. Dalam rangkaian-rangkaian digital, transistor digunakan sebagai saklar berkecepatan tinggi. Beberapa transistor juga dapat dirangkai sedemikian rupa sehingga berfungsi sebagai logic gate, memori, dan komponen-komponen lainnya.

2.2.1. Cara Kerja Transistor

Dari banyak tipe-tipe transistor modern, pada awalnya ada dua tipe dasar transistor, bipolar junction transistor (BJT atau transistor bipolar) dan field-effect transistor (FET), yang masing-masing bekerja secara berbeda.


Transistor bipolar dinamakan demikian karena kanal konduksi utamanya menggunakan dua polaritas pembawa muatan: elektron dan lubang, untuk membawa arus listrik. Dalam BJT, arus listrik utama harus melewati satu

daerah/lapisan pembatas dinamakan depletion zone, dan ketebalan lapisan ini dapat diatur dengan kecepatan tinggi dengan tujuan untuk mengatur aliran arus utama tersebut.

FET (juga dinamakan transistor unipolar) hanya menggunakan satu jenis pembawa muatan (elektron atau hole, tergantung dari tipe FET). Dalam FET, arus listrik utama mengalir dalam satu kanal konduksi sempit dengan depletion zone di kedua sisinya (dibandingkan dengan transistor bipolar dimana daerah Basis memotong arah arus listrik utama). Dan ketebalan dari daerah perbatasan ini dapat dirubah dengan perubahan tegangan yang diberikan, untuk mengubah ketebalan kanal konduksi tersebut. Lihat artikel untuk masing-masing tipe untuk penjelasan yang lebih lanjut.

2.2.2. BJT

BJT (Bipolar Junction Transistor) adalah salah satu dari dua jenis transistor. Cara kerja BJT dapat dibayangkan sebagai dua dioda yang terminal positif atau negatifnya berdempet, sehingga ada tiga terminal. Ketiga terminal tersebut adalah emiter (E), kolektor (C), dan basis (B).



Gambar 2 – 9 Transistor Bipolar NPN⁽³⁾


Perubahan arus listrik dalam jumlah kecil pada terminal basis dapat menghasilkan perubahan arus listrik dalam jumlah besar pada terminal kolektor. Prinsip inilah yang mendasari penggunaan transistor sebagai penguat elektronik. Rasio antara arus pada kolektor dengan arus pada basis biasanya dilambangkan dengan β atau h_{FE} . β biasanya berkisar sekitar 100 untuk transistor-transistor BJT

2.3. DAC


DAC adalah perangkat untuk mengkonversi sinyal masukan dalam bentuk digital menjadi sinyal keluaran dalam bentuk analog (tegangan). Tegangan keluaran yang dihasilkan DAC sebanding dengan nilai digital yang masuk ke dalam DAC.

2.3.1. R/2R sebagai DAC

Sesuai namanya DAC berfungsi untuk mengubah data digital (00110011) menjadi analog 0-5 V. sekarang kita akan membuat 8 bit DAC maksudnya range yang bisa ditangani antara 0 (0000 0000) sampai 255 (1111 1111) yang akan menghasilkan nilai tegangan output 0-5 Volt. sehingga setiap 1 bit bernilai $5/255=0.019$ v. sehingga saat input diberi data 129 (1000 0001) pada tegangan output keluar $129 \times 0.019=2.451$ V



Gambar 2-10 Contoh Aplikasi DAC⁽¹⁰⁾



Gambar 2-11 Prinsip Kerja R2R(10)

Rangkaian ini sebenarnya merupakan prinsip kerja IC DAC. Digital input masuk melalui D0-D7. R/2R menggunakan 2 macam resistor yang nilainya merupakan 2 x resistor satunya (lihat gambar). contoh 10K dengan 20 K atau 470K dengan 1 M (tidak harus sama persis yang penting tidak terlalu jauh perbedaannya).

DAC R/2R memiliki kelebihan-kelebihan antara lain:

- Tegangan output analog yang dapat diatur antara 5V sampai 34V sesuai yang diinginkan
- Arus output yang lebih besar daripada IC DAC yang lain.
- Menambah atau mengurangi jumlah bit dapat dilakukan dengan mudah tinggal menambah/mengurangi cabang dari resistor

2.4. ADC (ANALOG TO DIGITAL CONVERTER)

ADC digunakan sebagai rangkaian yang mengubah sinyal analog menjadi sinyal digital. Dengan menggunakan ADC, kita dapat mengamati sinyal-sinyal dari perubahan-perubahan sinyal analog seperti perubahan temperature,

kepekatan asap, tekanan udara, kecepatan angin, berat benda, kadar asam (pH), dan lain-lain yang semuanya dapat diamati melalui sensornya masing-masing. Hal yang paling penting dalam suatu rangkaian ADC adalah resolusi, yaitu besaran analog terkecil yang masih dapat dikonversi menjadi satuan digital.

$$\text{Resolusi } (r) = ((1 / (2 \text{ pangkat } n)) \cdot V_{\text{ref}})$$

Dimana : n banyaknya bit ADC; V_{ref} = tegangan referensi yang digunakan


2.4.1. ADC 0808

ADC 0808 merupakan konverter A/D 8 bit yang dapat mengkonversi data input sebanyak 8 sinyal, sehingga dapat menerima 8 buah transduser yang berbeda untuk setiap chipnya. Jika pada ADC 0808 ini diberikan tegangan referensi +5V maka resolusinya adalah 20 mV (untuk menghitungnya, gunakan rumus diatas).

Dalam menggunakan ADC 0808 ini pada sistem, hal penting yang perlu diperhatikan adalah pengaktifan/pengkonversian ADC yang harus selalu dilakukan ketika data dari sensor akan dibaca oleh mikroprosesor. Adapun langkah-langkah pengkonversian pada ADC 0808 ini adalah :

1. Aktifkan ADC.
 2. RD dan WR diberi logic 1, dimana WR dan RD merupakan keluaran dari PortC0 dan PortC1 yang telah dikombinasikan pada gerbang NOR (Anda dapat melihat rangkaianannya di data book ADC 0808 pada perancangan hasil penulis yang telah di download).
 3. WR diberi logic 0 kemudian diberi logic 1.
 4. RD diberi logic 0
-


5. Maka pada langkah ini terjadi konversi besaran analog ke digital



Gambar 2-12 Konfigurasi Pin ADC 0808 ⁽⁶⁾

2.5. Buffer

Rangkaian buffer disini berfungsi untuk menguatkan sinyal clock dan sinkronisasi agar cukup kuat untuk ditransmisikan. Rangkaian buffer harus memiliki impedansi keluaran yang cukup rendah dan Arus keluaran juga harus cukup besar. Output buffer selain untuk pulsa dan sinyal sinkronisasi dapat juga digunakan sebagai sumber catu.




Gambar 2-13 IC 74LS541 ⁽⁶⁾

Ada 3 hal pokok yang diatur standard RS232, antara lain adalah :

1. Bentuk sinyal dan level tegangan yang dipakai
2. Penentuan jenis sinyal dan konektor yang dipakai, serta susunan sinyal pada kaki-kaki di konektor
3. Penentuan tata cara pertukaran informasi antara komputer dan alat-alat pelengkapya.

2.6.1. Karakteristik sinyal RS232

Karakteristik sinyal yang diatur meliputi level tegangan sinyal, kecuraman perubahan tegangan (slew rate) dari level tegangan '0' menjadi '1' dan sebaliknya, serta impedansi dari saluran yang dipakai. RS232 dibuat pada tahun 1962, jauh sebelum IC TTL populer, maka level tegangan yang ditentukan untuk RS232 tidak ada hubungannya dengan level tegangan TTL, bahkan jauh berbeda!



Gambar 2 – 15 Level Tegangan RS32⁽⁸⁾

- Dalam standard RS232, tegangan antara +3 sampai +15 Volt pada input Line Receiver dianggap sebagai level tegangan '0', dan tegangan antara -3 sampai -15 Volt dianggap sebagai level tegangan '1'.
- Agar output Line Driver bisa dihubungkan dengan baik, tegangan output Line Driver berkisar antara +5 sampai +15 Volt untuk menyatakan level tegangan '0', dan berkisar antara -5 sampai -15 Volt untuk menyatakan level tegangan '1'.

Beda tegangan sebesar 2 Volt ini disebut sebagai *noise margin* dari RS232.


Untuk mengurangi kemungkinan terjadinya gangguan 'cross talk' antara kabel saluran sinyal RS232, kecuraman perubahan tegangan sinyal dibatasi tidak boleh lebih dari 30 Volt/mikro-detik. (Makin besar kecuraman sinyal, makin besar pula kemungkinan terjadi 'cross talk'). Di samping itu ditentukan pula kecepatan transmisi data seri tidak boleh lebih besar dari 20 KiloBit/Detik. Impedansi saluran dibatasi antara 3 Kilo-Ohm sampai 7 Kilo-Ohm, dalam standard RS232 yang pertama ditentukan pula panjang kabel tidak boleh lebih dari 15 Meter (50 feet), tapi ketentuan ini sudah di-revisi pada standard RS232 versi 'D'. Dalam ketentuan baru tidak lagi ditentukan panjang kabel maksimum, tapi ditentukan nilai kapasitan dari kabel tidak boleh lebih besar dari 2500 pF, sehingga dengan menggunakan kabel kualitas baik bisa dicapai jarak yang lebih dari 50 feet.

2.6.2. Menghubungkan TTL ke RS232

IC digital, termasuk mikrokontroler, umumnya bekerja pada level tegangan TTL, yang dibuat atas dasar tegangan catu daya +5 Volt.

- Rangkaian input TTL menganggap tegangan kurang dari 0,8 Volt sebagai level tegangan '0' dan tegangan lebih dari 2.0 Volt dianggap sebagai level tegangan '1'. Level tegangan ini sering dikatakan sebagai level tegangan TTL.
- Untuk menjamin output bisa diumpankan ke input dengan baik, tegangan output TTL saat level '0' dijamin lebih rendah dari 0,4 Volt, atau 0,4 lebih rendah dari tegangan yang dituntut oleh input TTL. Sedangkan tegangan output TTL pada saat level '1' dijamin lebih tinggi dari 2,4 Volt, atau 0,4 Volt lebih tinggi dari tegangan yang dituntut oleh input TTL.

Beda tegangan sebesar 0,4 Volt ini disebut sebagai *noise margin* dari TTL.



Gambar 2 – 16 Level Tegangan TTL⁽⁸⁾

2.7. Visual Basic

Visual Basic adalah salah satu development tools untuk membangun aplikasi dalam bidang windows. Visual basic merupakan bahasa pemrograman tingkat tinggi yang merupakan pengembangan dari bahasa BASIC versi DOS. Dalam pengembangan aplikasi, visual basic menggunakan pendekatan visual untuk merancang user interface dalam bentuk form, sedangkan untuk coding menggunakan bahasa basic yang cenderung mudah untuk dipelajari. Pada pemrograman visual, pengembangan aplikasi dimulai dengan pembentukan user interface dengan mengatur form sesuai dengan yang diinginkan, kemudian mengatur properti dari objek – objek yang digunakan pada user interface. Setelah tampilan form sudah sesuai dengan yang diinginkan dan properti sudah diatur, saatnya melakukan penulisan kode program untuk menangani kejadian – kejadian (event).

Sebelum kita melangkah lebih jauh, kita harus melihat beberapa keterbatasan dalam VB. Karena VB tidak dapat mengakses hardware secara langsung dalam sistem operasi Windows, maka semua permintaan pengaksesan hardware harus melalui windows. Mungkin kita dapat menggunakan windows API untuk melakukan ini, tetapi susah untuk menemukan fungsi yang disediakan oleh windows API untuk melaksanakan tugas tersebut. Oleh karena itu maka dibutuhkan sebuah program eksternal untuk melakukan pengaksesan hardware secara langsung yang biasa disebut D.L.L. (Dynamic Link Library).

BAB III

PERANCANGAN DAN PEMBUATAN ALAT


Perencanaan dan pembuatan alat untuk menampilkan karakteristik kurva tracer transistor bipolar menggunakan mikrokontroler AT89C51, dimaksudkan untuk lebih memahami karakteristik dari sebuah transistor.

Parameter yang digunakan untuk mewujudkan sistem agar dapat bekerja dengan baik yaitu:

1. Menggunakan Mikrokontroler AT89C51 sebagai pengontrol yang diprogram untuk mengontrol alat sesuai yang kita inginkan.
2. Menggunakan program visual basic sebagai program pendukung untuk menampilkan kurva pada computer

3.1. Blok Diagram Rangkaian

Blok rangkaian dari alat ini ditunjukkan dalam gambar berikut ini:



Gambar 3-1. Diagram Blok Alat


Fungsi dari masing – masing blok diagram adalah sebagai berikut :

1. Mikrokontroller berfungsi sebagai pengendali keseluruhan system. Mikrokontroller akan memproses input yang telah diberikan dan mengendalikan output yang diinginkan.
2. Buffer berfungsi sebagai penyangga atau penguat tegangan yang dikeluarkan mikrokontroler agar mampu mengaktifkan rangkaian transistor
3. DAC berfungsi untuk merubah nilai tegangan dari besaran digital menjadi analog untuk mengaktifkan rangkaian transistor.
4. Rangkaian transistor berfungsi untuk mengaktifkan transistor sehingga transistor dapat bekerja
5. ADC berfungsi untuk merubah besaran besaran analog yang dikeluarkan rangkaian transistor menjadi besaran digital agar bisa dibaca mikrokontroler.
6. RS232 sebagai penghubung antara alat dengan komputer.
7. PC berfungsi untuk menampilkan kurva karakteristik

Berdasarkan diagram blok diatas, maka prinsip kerja dari alat tersebut dapat dijelaskan sebagai berikut:

AT89C51 sebagai pengontrol utama, yang mengatur seluruh system. saat diinputkan sebuah nilai, dalam hal ini adalah nilai tahanan maka nilai ini akan diproses oleh mikrokontroller kemudian dibuffer dan dirubah nilainya menjadi analog. Nilai – nilai ini akan masuk kerangkaian transistor sehingga mempengaruhi nilai tegangan dan arusnya. Selanjutnya nilai – nilai ini akan dirubah menjadi digital dan dimasukkan kemikrokontroller. Nilai – nilai yang

- Pin 29 – 30 / Port (ALE/PROG dan PSEN) Tidak digunakan karena pada pembuatan alat ini tidak menggunakan atau mengakses *memory external*
- Pin 31 & Pin 40 (Vcc) dihubungkan dengan tegangan supply +5Volt
- Pin 32 – 39 / Port (0.0 – 0.7) Digunakan sebagai output keluaran



Gambar 3 - 2

Minimum Sistem Mikrokontroler AT89C51⁽¹⁾


3.2.1.1. Rangkaian Clock Minimum System

Kecepatan proses pengolahan data pada mikrokontroller ditentukan oleh clock (pewaktu) yang dikendalikan oleh mikrokontroller tersebut. Pada

mikrokontroler AT89C51 terdapat internal clock. Internal clock generator berfungsi sebagai sumber clock, tapi masih memerlukan rangkaian tambahan untuk membangkitkan clock yang diperlukan. Rangkaian clock ini terdiri dari dua buah kapasitor dan sebuah kristal yang dirangkai sedemikian rupa dan kemudian dihubungkan dengan Pin 18 dan 19 pada AT 89C51.

Dalam perancangan rangkaian ini menggunakan.


1. $C = 33 \text{ pF}$. Penentuan besarnya kapasitansi disesuaikan dengan spesifikasi pada data sheet AT 89C51.
2. Kristal 12 MHz (berdasarkan data sheet AT89C51) adapun gambar rangkaian clock tampak seperti pada gambar 3-3.



Gambar 3-3 Rangkaian Clock Minimum Sistem⁽¹⁾

3.2.3. Rangkaian Reset

Reset pada Mikrokontroler merupakan masukan aktif High '1'. Pulsa transisi dari rendah '0' ke tinggi '1' akan mereset Mikrokontroler menuju alamat 0000H. Pin reset dihubungkan dengan rangkaian power on reset seperti pada gambar 3-4.



Gambar 3-4. Rangkaian Power On Reset (1)

Rangkaian reset bertujuan agar mikrokontroller dapat menjalankan proses dari awal. Rangkaian reset untuk mikrokontroller dirancang agar mempunyai kemampuan power on reset, yaitu reset yang terjadi pada saat system dinyalakan untuk pertama kalinya. Reset juga dapat dilakukan secara manual dengan menekan tombol reset yang berupa switch push button.

Rangkaian Reset terbentuk oleh komponen R dan C yang sudah baku (ditetapkan oleh perusahaan pembuat IC AT 89C51). Nilai R yang dipakai adalah 10 Kohm dan $C = 10 \mu\text{F}$.

Sedangkan untuk mencari frekuensi dari reset tersebut dengan menggunakan rumus sebagai berikut :

$$F_o = \frac{1}{1,1RC}$$

Sehingga dengan komponen resistor dengan nilai 10 Kohm serta kapasitor dengan nilai 10 μF akan dihasilkan frekuensi.


$$\begin{aligned} f_o &= \frac{1}{1,1RC} \\ &= \frac{1}{1,1 \cdot 10^3 \cdot 10^{-6}} \end{aligned}$$

$$f_o = 9,09 \text{ Hz}$$

Karena konverter digital ke analog ini banyak macamnya, maka pada umumnya dipakai cara konversi dengan rangkaian resistor berbobot (binary weighted resistor) dimana posisi dari bit digital yang akan diberikan akan menghasilkan besar arus tegangan yang sesuai bobot biner pada data digital. Didalam penerapannya, cara pemakaian harga tahanan yang bervariasi akan menimbulkan kesulitan dalam memilih harga tahanan yang sesuai, sehingga dipakai rangkaian tangga tahanan R-2R yang lebih sederhana.

Tahanan keluaran V_{out} dapat dihitung dengan rumus berikut;


$$V_{out} = - \frac{R_f}{R} V_{ref} \left(\frac{D_0}{2^n} + \frac{D_1}{2^{n-1}} + \frac{D_2}{2^{n-2}} \right) - \left(\frac{D_{(n-2)}}{2^2} + \frac{D_{(n-1)}}{2^1} \right)$$



Gambar 3 – 6 Rangkaian DAC R-2R (Digital Analog Converter)⁽³⁾

3.2.4. Perancangan Rangkaian Transistor

Dalam perancangan alat ini rangkaian transistor merupakan rangkaian vital, karena pada rangkaian inilah yang menentukan bahwa grafik yang ditampilkan benar atau tidak. Dalam rangkaian ini transistor yang digunakan adalah tipe NPN 9013.



Gambar 3-7 Rangkaian Transistor (4)

Dari gambar diatas dapat dijelaskan V_{cc} diberi tegangan variable sampai tegangan maksimal yang dapat dikeluarkan DAC. V_{bb} diberikan tegangan tetap yaitu sebesar 5Volt dan dengan merubah besarnya tahanan R_b . Penggantian besarnya tahanan R_b bertujuan untuk melihat perubahan grafik karena transistor sangat berpengaruh terhadap perubahan nilai arus.

3.2.4.1. Daerah Aktif

Daerah kerja transistor yang normal adalah pada daerah aktif, dimana arus I_C konstan terhadap berapapun nilai V_{CE} . Dari kurva ini diperlihatkan bahwa arus I_C hanya tergantung dari besar arus I_B . Daerah kerja ini biasa juga disebut daerah linear (*linear region*).

Jika hukum Kirchoff mengenai tegangan dan arus diterapkan pada loop kolektor (rangkainan CE), maka dapat diperoleh hubungan :

$$V_{CE} = V_{CC} - I_C R_C \dots\dots\dots (6)$$

Dapat dihitung dissipasi daya transistor adalah :

$$P_D = V_{CE} \cdot I_C \dots\dots\dots (7)$$

Rumus ini mengatakan jumlah dissipasi daya transistor adalah tegangan kolektor-emitor dikali jumlah arus yang melewatinya. Dissipasi daya ini


berupa panas yang menyebabkan naiknya temperatur transistor. Umumnya untuk transistor power sangat perlu untuk mengetahui spesifikasi P_{Dmax} . Spesifikasi ini menunjukkan temperatur kerja maksimum yang diperbolehkan agar transistor masih bekerja normal. Sebab jika transistor bekerja melebihi kapasitas daya P_{Dmax} , maka transistor dapat rusak atau terbakar.

3.2.4.2. Daerah Saturasi

Daerah saturasi adalah mulai dari $V_{CE} = 0$ volt sampai kira-kira 0.7 volt (transistor silikon), yaitu akibat dari efek dioda kolektor-base yang mana tegangan V_{CE} belum mencukupi untuk dapat menyebabkan aliran elektron.

3.2.4.3. Daerah Cut-Off

Jika kemudian tegangan V_{CC} dinaikkan perlahan-lahan, sampai tegangan V_{CE} tertentu tiba-tiba arus I_C mulai konstan. Pada saat perubahan ini, daerah kerja transistor berada pada daerah cut-off yaitu dari keadaan saturasi (OFF) lalu menjadi aktif (ON). Perubahan ini dipakai pada system digital yang hanya mengenal angka biner 1 dan 0 yang tidak lain dapat direpresentasikan oleh status transistor OFF dan ON.



Gambar 3 – 8 Rangkaian driver LED⁽³⁾

Misalkan pada rangkaian driver LED di atas, transistor yang digunakan adalah transistor dengan $\beta = 50$. Penyalakan LED diatur oleh sebuah gerbang logika (*logic gate*) dengan arus *output high* = 400 μA dan diketahui tegangan forward LED, $V_{\text{LED}} = 2.4$ volt. Lalu pertanyaannya adalah, berapakah seharusnya resistansi R_L yang dipakai.

$$I_C = \beta I_B = 50 \times 400 \mu\text{A} = 20 \text{ mA}$$

Arus sebesar ini cukup untuk menyalakan LED pada saat transistor *cut-off*. Tegangan V_{CE} pada saat *cut-off* idealnya = 0, dan aproksimasi ini sudah cukup untuk rangkaian ini.


$$\begin{aligned} R_L &= (V_{\text{CC}} - V_{\text{LED}} - V_{\text{CE}}) / I_C \\ &= (5 - 2.4 - 0) \text{V} / 20 \text{ mA} \\ &= 2.6 \text{V} / 20 \text{ mA} \\ &= 130 \text{ Ohm} \end{aligned}$$

3.2.4.4. Daerah Breakdown

Dari kurva kolektor, terlihat jika tegangan V_{CE} lebih dari 40V, arus I_C menanjak naik dengan cepat. Transistor pada daerah ini disebut berada pada daerah breakdown. Seharusnya transistor tidak boleh bekerja pada daerah ini, karena akan dapat merusak transistor tersebut. Untuk berbagai jenis transistor nilai tegangan V_{CEmax} yang diperbolehkan sebelum breakdown bervariasi. V_{CEmax} pada databook transistor selalu dicantumkan juga.

3.2.6. Perancangan Rangkaian Serial RS232

Rangkaian serial RS232 ini berfungsi untuk komunikasi data antara alat dan komputer sehingga bisa saling mengirim dan menerima data



Gambar 3 – 10 Rangkaian RS-232 (8)

Untuk mengirim data dari mikrokontroler ke komputer ialah menggunakan system duplex. Baud rate yang digunakan ialah 9600bps atau dapat dipakai yang lain asal sinkron baik komputer maupun mikrokontroler. Pada konektor serial ini yang dipakai hanya 3 pin saja yaitu TX, RX dan Ground.

Rangkaian converter Max232 digunakan untuk mengubah level tegangan TTL menjadi level tegangan RS-232 maupun sebaliknya. IC Max232 memiliki charge pump yang akan membangkitkan tegangan +10Volt & -10Volt dari sumber +5Volt tunggal.

Penggunaan pin pada perancangan rangkaian IC Max232

- pin 7 pada Max232 dihubungkan ke konektor DB9 pada pin 2 (TX) untuk mengirimkan data dari mikrokontroler ke komputer.

- Pin 8 pada Max232 dihubungkan ke konektor DB9 pada pin 3 (RX) untuk menerima data dari komputer ke mikrokontroller.
- Pin 9 pada Max232 dihubungkan ke port 3.0 (RXD) mikrokontroller yang digunakan sebagai modem untuk menerima data dari komputer.
- Pin 10 pada Max232 dihubungkan ke port 3.1 (TXD) mikrokontroller untuk mengirim data ke komputer
- Pin 16 pada Max232 dihubungkan dengan tegangan supply +5Volt (Vcc)
- Pin 15 pada Max232 dihubungkan dengan ground (GND)

3.3. Perancangan Perangkat Lunak

Dalam menunjang kerja sistem secara keseluruhan diperlukan suatu perangkat lunak (*software*). *Software* yang digunakan untuk AT89C51 disini menggunakan bahasa *assembler* keluarga MCS51. Program yang ditulis dengan bahasa assembly terdiri dari *label*, *kode mnemonic* dan lain sebagainya yang pada umumnya dinamakan sebagai program sumber (*source code*) yang belum bisa diterima oleh prosesor untuk dijalankan sebagai program, tetapi harus dijalankan dulu menjadi bahasa mesin dalam bentuk *kode biner*.

- Penulisan program dengan menggunakan teks editor dan disimpan dengan ekstensi *Asm*.
- Meng-compile program yang telah ditulis dengan menggunakan Compiler MCS52 sehingga didapatkan file dengan ekstensi *Hex*.
- Mengubah file berekstensi *Hex* menjadi file berekstensi *Bin*.
- Men-download file berekstensi *Bin* ke dalam EPROM Mikrokontroler AT89C51.

BAB IV

PENGUJIAN ALAT

Untuk mengetahui keberhasilan dari alat yang dirancang apakah dapat bekerja sesuai dengan yang diharapkan, maka diperlukan pengujian terhadap alat tersebut. Pada pengujian ini dilakukan sejumlah percobaan untuk mengetahui sistem kerja alat secara keseluruhan.


4.1 Pengujian Rangkaian DAC R2R

4.1.1 Tujuan Pengujian

Untuk mengetahui apakah rangkaian DAC yang telah dibuat dapat bekerja sesuai dengan yang diharapkan dan untuk mengetahui sinyal keluaran yang dihasilkan.

4.1.2 Langkah – Langkah Pengujian


1. Menyusun rangkaian DAC R2R
2. Menghubungkan kutub positif multimeter pada output DAC dan kutub negatif ke ground
3. Mengamati perubahan nilai tegangan



Gambar 4 – 1 Rangkaian pengujian DAC

1 Volt

3. mengamati perubahan nilai untuk tiap – tiap masukan



Gambar 4 – 2 Rangkaian pengujian ADC

4.2.3 Hasil dan Analisa

Setelah melakukan pengujian terhadap rangkaian ADC (analog to digital converter) maka hasil yang diperoleh adalah seperti yang ditunjukkan pada tabel 4-2 sebagai berikut:

Vin (Volt)	Data (Des)	Data (Hex)
0	0	00
1	51	33
2	103	67
3	155	9B
4	208	D0
5	255	FF

Tabel 4 – 2 Data keluaran DAC

4.2.4. Analisa Data

Dari data hasil pengujian dapat diketahui bahwa resolusi tegangan adalah $\frac{5}{255} = 0,0196$ Volt



BAB V

Kesimpulan dan Saran

5.1. Kesimpulan

Dari hasil perencanaan dan pembuatan alat dapat diambil kesimpulan yaitu:

1. Minimum sistem mikrokontroler AT89C51 mampu menerima, mengolah dan mengeluarkan data dengan benar sesuai algoritma program
2. Untuk mendapatkan hasil konversi yang bagus pada rangkaian ADC hendaknya memperhatikan V_{ref} , karena V_{ref} berpengaruh pada resolusi konversinya.
3. Titik kerja merupakan pertemuan I_c terhadap V_{ce} pada garis beban
4. Posisi titik kerja ditentukan oleh nilai V_{ce}
5. Ada 3 jenis keadaan transistor bipolar yang ditentukan oleh titik kerja
 - Aktif (menghantar)
 - Saturasi (jenuh)
 - Cut off (tersumbat)

5.2. Saran

Adapun saran dari penulis agar tercapai efisiensi dan perkembangan alat ini antara lain:

1. Agar nilainya akurat maka yang paling utama perlu diperhatikan adalah rangkaian ADC dan DAC
-



INSTITUT TEKNOLOGI NASIONAL
FAKULTAS TEKNOLOGI INDUSTRI
JURUSAN TEKNIK ELEKTRO S-1
KONSENTRASI T. ELEKTRONIKA

LEMBAR BIMBINGAN SKRIPSI

Nama : Denny Tri Prayogo
Nim : 9917255
Jurusan : T. Elektro S-1
Konsentrasi : T Elektronika
Judul : Perencanaan dan Pembuatan Alat Untuk Menampilkan
Karakteristik Kurva Tracer Transistor Bipolar Berbasis
Mikrokontroler AT89C51
Tanggal Pengajuan Skripsi : 15 Januari 2009
Selesai Pengajuan Skripsi : 19 Juli 2009
Dosen Pembimbing : Ir. F Yudi Limpraptono, MT
Dievaluasi Dengan Nilai : 85 (A)

Mengetahui,
Ketua Jurusan T. Elektro S-1

Diperiksa dan Disetujui,
Dosen Pembimbing

(Ir. F. Yudi Limpraptono, MT)
NIP.Y. 1039500274

(Ir. F. Yudi Limpraptono, MT)
NIP.Y. 1039500274



INSTITUT TEKNOLOGI NASIONAL
FAKULTAS TEKNOLOGI INDUSTRI
JURUSAN TEKNIK ELEKTRO S-1
KONSENTRASI T. ELEKTRONIKA

FORMULIR PERBAIKAN SKRIPSI

Nama : Denny Tri Prayogo
Nim : 9917255
Masa Bimbingan : 19 Januari 2009 – 19 Juli 2009
Judul : Perencanaan dan Pembuatan Alat Untuk Menampilkan
Karakteristik Kurva Tracer Transistor Bipolar Berbasis
Mikrokontroler AT89C51

No	Tanggal	Materi Perbaikan	Paraf
1		- Perbaiki Abstrak	
2		- Perbaiki batasan masalah	
3		- Perbaiki identitas gambar & table	
4		- Perbaiki blok diagram	
5		- Perbaiki gambar lengkap pada lampiran	

Disetujui
Penguji 1

(Ir. Eko Nurcahyo, MT)
NIP.Y. 1028700172

Mengetahui
Dosen Pembimbing

(Ir. F. Yudi Limpraptono, MT)
NIP.Y. 1039500274



LAMPIRAN

Programming the Flash

The AT89C51 is normally shipped with the on-chip Flash memory array in the erased state (that is, contents = FFH) and ready to be programmed. The programming interface accepts either a high-voltage (12V) or a low-voltage (5V) Flash programmer. The low-voltage programmer being used, provides a convenient way to program the AT89C51 into an on-chip system. Under the high-voltage programming mode, it is compatible with conventional 12V high-voltage Flash or EPROM programmers.

The AT89C51 is erased when either the high-voltage or low-voltage programming mode is enabled. This is a one-time full-chip erasing, and various electrical modes are based on the high-voltage mode.

	V _{CC} = 12V	V _{CC} = 5V
Part code (Hex)	89C510*	89C510*
	0000	0000
	2000	2000
Signature	000000000000	000000000000
	000000000000	000000000000
	000000000000	000000000000

The AT89C51 can be programmed using a high-voltage or a low-voltage programmer. To program a device using the on-chip Flash programmer, the user should refer to the AT89C51 user manual for more details.

Programming Algorithm: Before programming the AT89C51, the software developer should refer to the AT89C51 user manual for more details. The following programming mode table and Figure 2-10 are used to program the AT89C51. See the following steps:

1. Apply the desired memory location on the target device.
2. Apply the appropriate voltage to the AT89C51.
3. Apply the correct combination of control signals.
4. Write 255 bytes (0xFF) at the high-voltage programming mode.
5. Place A₁₆ (P1[6:0]) and P1[2:0] (P1[2:0]) on the Flash array or the bank data. The byte-write cycle is self-timed and occurs when a write cycle is the Repeat of step 4 through 5. After step 5 is finished,

and data for the entire array or until the end of the object file is reached.

Data Polling: The AT89C51 features Data Polling to indicate the end of a write cycle. During a write cycle, an attempted read of the last byte written will result in the complement of the written datum on P1[2:0]. After the write cycle has been completed, P1[2:0] will be valid on all banks until the next cycle time begins. Data Polling may be taken at any time during a write cycle has been initiated.

Read/Write: The addresses of data to be read or written are determined by the $P1[2:0]$ output signal. P1[2:0] is pulled up to V_{CC} when high during programming of the device. P1[2:0] is pulled high when programming is done to indicate READY.

Program Memory: The AT89C51 and EPROMs are not programmed. The programmer's data does not exceed high-voltage address and data lines for each flash. The bank data cannot be written directly. Verification of the bank data is performed by checking the data features on the device.

Flash Erase: The AT89C51 array is erased by pulling up the address combination of a write address and by holding ALP[PROG] low for 10 ms. The user data is written with all '1's. The chip erase operation is self-timed and occurs before the next memory operation is programmed.

Reading the Signature Bytes: The signature bytes are read by the write procedure with a special combination of addresses 0000, 0001, and 0002, except for P1[2:0] and P1[7] which is pulled up to V_{CC} when high. The values returned are as follows:


- 0000 = 1Eh indicates manufacturer is Atmel
- 0001 = 57h indicates AT89C51
- 0002 = FFh indicates 12V programming
- 0003 = 00h indicates 5V programming

Programming Interface


Each connection to the Flash array can be either read or write. The data can be read or written by the appropriate combination of control signals. The write operation cycle is self-timed and ends without any intervention. The data is stored in step 4-5.

All data programming is done after the write cycle is over for the AT89C51. The user should refer to the AT89C51 user manual for more details.

Flash Programming and Verification Waveforms - Low-voltage Mode ($V_{pp} = 5V$)



Flash Programming and Verification Waveforms - High-voltage Mode ($V_{pp} = 12V$)





Flash Programming and Verification Characteristics

T_v = 0°C to 70°C, V_{CC} = 5.0 ± 10%

Symbol	Parameter	Min	Max	Units
V _{PP}	Programming Enable Voltage	11.5	12.5	V
I _{PP}	Programming Enable Current		1.0	mA
f _{CLK}	Clock Frequency	0	24	MHz
t _{ADDR}	Address Setup to PROG Low	45 ns		ns
t _{ADDR}	Address Hold after PROG	45 ns		ns
t _{DATA}	Data Setup to PROG Low	45 ns		ns
t _{DATA}	Data Hold after PROG	45 ns		ns
t _{PREP}	P27 (ENABLE) High to V _{PP}	45 ns		ns
t _{PREP}	V _{PP} Hold after PROG Low	70		ns
t _{PREP}	V _{PP} Hold after PROG	10		ns
t _{PROG}	PROG Width	1	110	ns
t _{PROG}	Address to Data Valid		45 ns	ns
t _{PROG}	ENABLE Low to Data Valid		45 ns	ns
t _{PROG}	Done Flag after ENABLE	0	45 ns	ns
t _{PROG}	PROG High to BUSY Low		10	ns
t _{PROG}	Byte Write Cycle Time		2.0	ms

Note: 1. Only used in 1.2Vbit programming mode

- Notes: 1. Under steady state (non-transient) conditions, I_{CC} must be externally limited as follows:
 Maximum I_{CC} per port pin: 10 mA
 Maximum I_{CC} per 8-bit port: Port 0: 26 mA
 Ports 1, 2, 3: 15 mA
 Maximum total I_{CC} for all output pins: 71 mA
 If I_{CC} exceeds the test condition V_{CC} , may exceed the rated specification. Pins are not guaranteed to sink current greater than the listed test conditions.
 2. Minimum V_{CC} for Power-down is 2V.

Symbol	Parameter	Condition	Min	Max	Units
V_{IL}	Input Low-voltage (except EA)		-0.5	$0.2 V_{CC}$	V
V_{IH}	Input High-voltage (except XTAL1, RST)		$0.7 V_{CC}$	0.9	V
V_{OL}	Output Low-voltage (Ports 1, 2, 3)	$I_L = 10 \text{ mA}$		0.45	V
V_{OH}	Output High-voltage (Port 0, WDT, PSCN)	$I_H = 0.1 \text{ mA}$		0.45	V
V_{OH}	Output High-voltage (Ports 1, 2, 3, ALE, PSEN)	$I_{OH} = 0.1 \text{ mA}$ $V_{CC} = 5 \text{ V}, V_{OL} = 0 \text{ V}$	2.4		V
V_{OH}	Output High-voltage (Port 0 in external bus mode)	$I_{OH} = 0.1 \text{ mA}$ $V_{CC} = 5 \text{ V}, V_{OL} = 0 \text{ V}$	2.4		V
I_{OH}	Output High Current (Port 0)	$V_{OH} = 0.4 \text{ V}$		-80	mA
I_{OH}	Output High Current (Ports 1, 2, 3)	$V_{OH} = 0.4 \text{ V}$		-80	mA
I_{OH}	Output High Current (Port 0 in external bus mode)	$V_{OH} = 0.4 \text{ V}$		-80	mA
I_{OL}	Output Low Current (Port 0)	$V_{OL} = 0.4 \text{ V}$		100	mA
I_{OL}	Output Low Current (Ports 1, 2, 3)	$V_{OL} = 0.4 \text{ V}$		100	mA
I_{OL}	Output Low Current (Port 0 in external bus mode)	$V_{OL} = 0.4 \text{ V}$		100	mA
t_{RST}	RST Fall-time (external resistor)	Test Load = 1 M Ω , $T_A = 25^\circ\text{C}$		10	nF
t_{RST}	Power Supply Current	Power Mode: 12 MHz Idle Mode: 12 MHz		5	mA
t_{RST}	Power-down Mode ¹	$V_{CC} = 5 \text{ V}$ $V_{DD} = 0 \text{ V}$		100	mA
t_{RST}	Capacitance			40	pF

$T_A = 40^\circ\text{C}$ to 85°C , $V_{CC} = 5.0 \text{ V} \pm 20\%$ (unless otherwise noted)

DC Characteristics

Operating Temperature	-55°C to $+125^\circ\text{C}$
Storage Temperature	-55°C to $+175^\circ\text{C}$
Voltage on Any Pin with respect to Ground	-1.0V to +7.0V
Maximum Operating Voltage	6.5V
DC Output Current	15.0 mA

Absolute Maximum Ratings²

NOTICE


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.




Symbol	Parameter	12 MHz Oscillator		16 to 24 MHz Oscillator	
		Min	Max	Min	Max
Frequency	Oscillator Frequency			0	24
1 bit	ALE Pulse Width	127		200	40
ns	Address valid to ALE low	40		100	13
ns	Address from ALE low	40		100	20
ns	ALE low to valid data in	233		400	55
ns	ALE low to PSEN low	43		100	13
ns	PSEN pulse width	100		100	20
ns	PSEN low to valid instruction in	140		100	40
ns	Input instruction latched after PSEN	0		0	0
ns	Input instruction latched after PSEN	50		50	10
ns	PSEN to address valid	10		10	50
ns	Address to valid instruction in	212		212	50
ns	PSEN low to address -1001	10		10	10
ns	RD pulse width	100		100	10
ns	WR pulse width	400		400	100
ns	RD low to valid data in	252		252	90
ns	Data hold after RD	0		0	0
ns	Data hold after RLY	97		97	28
ns	ALE low to valid data in	217		217	100
ns	Address to valid data in	585		585	165
ns	Address to valid data in	200		200	10
ns	ALE low to RD or WR low	300		300	50
ns	ALE low to RD or WR low	300		300	50
ns	1000 valid to WR transition	23		20	20
ns	Data valid to WR high	100		120	20
ns	Data hold after WR	33		20	20
ns	RD low to address float	0		0	0
ns	RD or WR high to ALE high	12		120	25

External Program and Data Memory Characteristics

AC Characteristics
 Under operating conditions, load capacitance for P0, ALE/PROG, and PSEN = 100 pF, load capacitance for all other outputs = 50 pF.



External Data Memory Read Cycle



External Program Memory Read Cycle



AT89C51

Ordering Information

Speed (MHz)	Power Supply (V)	Ordering Code	Package	Operation Range	
12	5V ±20%	AT89C51-12AG	44A	Commercial (0°C to 70°C)	
		AT89C51-12AJ	44J		
		AT89C51-12AP	40P6		
		AT89C51-12AQ	44Q		
		AT89C51-12AI	44A		Industrial (-40°C to 85°C)
		AT89C51-12AJ	44J		
		AT89C51-12AP	40P6		
		AT89C51-12AQ	44Q		
10	5V ±20%	AT89C51-10AG	44A	Commercial (0°C to 70°C)	
		AT89C51-10AJ	44J		
		AT89C51-10AP	40P6		
		AT89C51-10AQ	44Q		
		AT89C51-10AI	44A		Industrial (-40°C to 85°C)
		AT89C51-10AJ	44J		
		AT89C51-10AP	40P6		
		AT89C51-10AQ	44Q		
20	5V ±20%	AT89C51-20AG	44A	Commercial (0°C to 70°C)	
		AT89C51-20AJ	44J		
		AT89C51-20AP	40P6		
		AT89C51-20AQ	44Q		
		AT89C51-20AI	44A		Industrial (-40°C to 85°C)
		AT89C51-20AJ	44J		
		AT89C51-20AP	40P6		
		AT89C51-20AQ	44Q		
25	5V ±20%	AT89C51-25AG	44A	Commercial (0°C to 70°C)	
		AT89C51-25AJ	44J		
		AT89C51-25AP	40P6		
		AT89C51-25AQ	44Q		
		AT89C51-25AI	44A		Industrial (-40°C to 85°C)
		AT89C51-25AJ	44J		
		AT89C51-25AP	40P6		
		AT89C51-25AQ	44Q		

Package Type	
44A	44-lead, Thin Plastic Gull Wing Quad Flatpack (TQFP)
44J	44-lead, Plastic J-leaded Chip Carrier (PLCC)
40P6	40-lead, 0.600" Wide, Plastic Dual In-line Package (PDIP)
44Q	44-lead, Plastic Gull Wing Quad Flatpack (PQFP)



LM555 Timer

General Description

The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output circuit can source or sink up to 200 mA or drive TTL circuits.


Features

- Direct replacement for SE555/NE555
- Timing from microseconds through hours
- Operates in both stable and monostable modes
- Adjustable duty cycle
- Output can source or sink 200 mA
- Output and supply TTL compatible
- Temperature stability better than 0.005% per °C
- Normally on and normally off output
- Available in 8-pin MSOP package

Applications


- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- Pulse position modulation
- Linear ramp generator

Schematic Diagram



1000000

Connection Diagram



Ordering Information

Package	Part Number	Package Marking	Media Transport	NSC Drawing
8-Pin SOIC	LM555CM	LM555CM	Reels	M08A
	LM555CMX	LM555CM	2.5k Units Tape and Reel	
8-Pin MSOP	LM555CMM	Z55	1k Units Tape and Reel	MU08A
	LM555CMAX	Z55	3.5k Units Tape and Reel	
8-Pin MCP	LM555CN	LM555CN	Reels	N08E

Absolute Maximum Ratings (Note 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	+18V
Power Dissipation (Note 3)	
LM555CM, LM555CN	1180 mW
LM555CMM	813 mW
Operating Temperature Ranges	
LM555C	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

Soldering Information

Dual-In Line Package	
Soldering (10 Seconds)	260°C
Small Outline Packages (SOIC and MSOP)	
Vapor Phase (60 Seconds)	215°C
Infrared (15 Seconds)	220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering surface mount devices.

Electrical Characteristics (Notes 1, 2)


($T_c = 25^\circ\text{C}$, $V_{CC} = +5\text{V}$ to $+15\text{V}$, unless otherwise specified)

Parameter	Conditions	Limits			Units
		LM555C			
		Min	Typ	Max	
Supply Voltage		4.5		16	V
Supply Current	$V_{CC} = 5\text{V}$, $R_L = \infty$ $V_{CC} = 15\text{V}$, $R_L = \infty$ (Low State) (Note 4)		3 10	9 15	mA
Timing Error, Monostable			1		%
Initial Accuracy			50		ppm/°C
Drift with Temperature	$R_A = 1\text{k}$ to $100\text{k}\Omega$, $C = 0.1\mu\text{F}$, (Note 5)		1.5		%
Accuracy over Temperature			0.1		%/V
Drift with Supply					%
Timing Error, Astable			2.25		%
Initial Accuracy			150		ppm/°C
Drift with Temperature	$R_A, R_B = 1\text{k}$ to $100\text{k}\Omega$, $C = 0.1\mu\text{F}$, (Note 5)		3.0		%
Accuracy over Temperature			0.30		%/V
Drift with Supply			0.667		$\times V_{CC}$
Threshold Voltage			5		V
Trigger Voltage	$V_{CC} = 15\text{V}$ $V_{CC} = 5\text{V}$		1.67		V
Trigger Current			0.5	0.9	μA
Reset Voltage		0.4	0.5	1	V
Reset Current			0.1	0.4	mA
Threshold Current	(Note 6)		0.1	0.25	μA
Control Voltage Level	$V_{CC} = 15\text{V}$ $V_{CC} = 5\text{V}$	9 2.6	10 3.33	11 4	V
Pin 7 Leakage Output High			1	100	nA
Pin 7 Sat (Note 7)					
Output Low	$V_{CC} = 15\text{V}$, $I_L = 15\text{mA}$		180		mV
Output Low	$V_{CC} = 4.5\text{V}$, $I_L = 4.5\text{mA}$		80	200	mV

Typical Performance Characteristics


112525

Minimum Pulse Width Required for Triggering




0025104

Supply Current vs. Supply Voltage




0025119

High Output Voltage vs. Output Source Current




0025120

Low Output Voltage vs. Output Sink Current




0025121

Low Output Voltage vs. Output Sink Current



0025122

Low Output Voltage vs. Output Sink Current



0025123

Typical Performance Characteristics (Continued)

Output Propagation Delay vs.
Voltage Level of Trigger Pulse




FIGURE 11

Output Propagation Delay vs.
Voltage Level of Trigger Pulse




FIGURE 12

Discharge Transistor (Pin 7)
Voltage vs. Sink Current




FIGURE 13

Discharge Transistor (Pin 7)
Voltage vs. Sink Current




FIGURE 14

Applications information

MONOSTABLE OPERATION

In this mode of operation, the timer functions as a one-shot (Figure 1). The external capacitor is initially held discharged by a transistor inside the timer. Upon application of a negative trigger pulse of less than $1/3 V_{CC}$ to pin 2, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.





FIGURE 1. Monostable

The voltage across the capacitor then increases exponentially for a period of $t = 1.1 R_A C$, at the end of which time the voltage equals $2/3 V_{CC}$. The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. Figure 2 shows the waveforms generated in this mode of operation. Since the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply.



$V_{CC} = 5V$
 TIME = 0.1 $\mu s/DIV$
 $R_A = 5 \text{ k}\Omega$
 $C = 0.01\mu F$

Top Trace: Input 5V/DIV
 Middle Trace: Output 5V/DIV
 Bottom Trace: Capacitor Voltage 2V/DIV

FIGURE 2. Monostable Waveforms

During the timing cycle when the output is high, the further application of a trigger pulse will not affect the circuit so long as the trigger input is returned high at least $10\mu s$ before the end of the timing interval. However the circuit can be reset

during this time by the application of a negative pulse to the reset terminal (pin 4). The output will then remain in the low state until a trigger pulse is again applied.

When the reset function is not in use, it is recommended that it be connected to V_{CC} to avoid any possibility of false triggering.

Figure 3 is a nomograph for easy determination of R_A , C values for various time delays.

NOTE: In monostable operation, the trigger should be driven high before the end of timing cycle.




FIGURE 3. Time Delay

ASTABLE OPERATION

If the circuit is connected as shown in Figure 4 (pins 2 and 6 connected) it will trigger itself and free run as a multivibrator. The external capacitor charges through $R_A + R_B$ and discharges through R_B . Thus the duty cycle may be precisely set by the ratio of these two resistors.





FIGURE 4. Astable

In this mode of operation, the capacitor charges and discharges between $1/3 V_{CC}$ and $2/3 V_{CC}$. As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

Applications information (Continued)

Figure 5 shows the waveforms generated in this mode of operation.



Top Trace: Output 5V/Div
 TIME = 20µs/DIV Bottom Trace: Capacitor Voltage 1V/Div
 $V_{CC} = 5V$
 $R_A = 3.9k\Omega$
 $R_B = 3k\Omega$
 $C = 0.01\mu F$

FIGURE 5. Astable Waveforms

The charge time (output high) is given by:

$$t_1 = 0.693 (R_A + R_B) C$$

And the discharge time (output low) by:

$$t_2 = 0.693 (R_B) C$$

Thus the total period is:

$$T = t_1 + t_2 = 0.693 (R_A + 2R_B) C$$

The frequency of oscillation is:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2R_B) C}$$

Figure 6 may be used for quick determination of these RC values.

The duty cycle is:

$$D = \frac{R_B}{R_A + 2R_B}$$





FIGURE 5. Free Running Frequency

FREQUENCY DIVIDER

The monostable circuit of Figure 1 can be used as a frequency divider by adjusting the length of the timing cycle. Figure 7 shows the waveforms generated in a divide by three circuit.



Top Trace: Input 4V/Div
 TIME = 20µs/DIV Middle Trace: Output 2V/Div
 $V_{CC} = 5V$
 $R_A = 9.1k\Omega$
 $C = 0.01\mu F$
 Bottom Trace: Capacitor 2V/Div

FIGURE 7. Frequency Divider

PULSE WIDTH MODULATOR

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to pin 5. Figure 8 shows the circuit, and in Figure 9 are some waveform examples.





FIGURE 8. Pulse Width Modulator

Applications information (Continued)



Top Trace: Modulation 1V/Div
 TIME = 0.2 ms/DIV Bottom Trace: Output Voltage 2V/Div
 $V_{CC} = 5V$
 $R_A = 9.1k\Omega$
 $C = 0.01\mu F$

FIGURE 9. Pulse Width Modulator

PULSE POSITION MODULATOR

This application uses the timer connected for astable operation, as in Figure 10, with a modulating signal again applied to the control voltage terminal. The pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. Figure 11 shows the waveforms generated for a triangle wave modulation signal.





FIGURE 10. Pulse Position Modulator



Top Trace: Modulation Input 1V/Div
 TIME = 0.1 ms/DIV Bottom Trace: Output 2V/Div
 $V_{CC} = 5V$
 $R_A = 2.9k\Omega$
 $R_B = 3k\Omega$
 $C = 0.01\mu F$

FIGURE 11. Pulse Position Modulator

LINEAR RAMP

When the pullup resistor, R_A , in the monostable circuit is replaced by a constant current source, a linear ramp is generated. Figure 12 shows a circuit configuration that will perform this function.




FIGURE 12.


Figure 13 shows waveforms generated by the linear ramp. The time interval is given by:

$$T = \frac{2/3 V_{CC} R_E (R_1 + R_2) C}{R_1 V_{CC} - V_{BE} (R_1 + R_2)}$$

$$V_{BE} = 0.6V$$

$$V_{UT} = 0.6V$$

Applications information (Continued)



$V_{CC} = 5V$
 TIME = 20 μ s/DIV.
 $R_1 = 47k\Omega$
 $R_2 = 100k\Omega$
 $R_F = 2.7k\Omega$
 $C = 0.01\mu F$

FIGURE 13. Linear Ramp

50% DUTY CYCLE OSCILLATOR

For a 50% duty cycle, the resistors R_A and R_B may be connected as in Figure 14. The time period for the output high is the same as previous, $t_1 = 0.693 R_A C$. For the output low it is $t_2 =$

$$\left[\frac{R_A R_B}{R_A + R_B} \right] C \ln \left[\frac{R_B - 2R_A}{2R_B - R_A} \right]$$

Thus the frequency of oscillation is

$$f = \frac{1}{t_1 + t_2}$$




FIGURE 14. 50% Duty Cycle Oscillator

Note that this circuit will not oscillate if R_B is greater than $1/2 R_A$ because the junction of R_A and R_B cannot bring pin 2 down to $1/3 V_{CC}$ and trigger the lower comparator.

ADDITIONAL INFORMATION


Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is $0.1\mu F$ in parallel with $1\mu F$ electrolytic.

Lower comparator storage time can be as long as $10\mu s$ when pin 2 is driven fully to ground for triggering. This limits the monostable pulse width to $10\mu s$ minimum.

Delay time reset to output is $0.47\mu s$ typical. Minimum reset pulse width must be $0.3\mu s$ typical.

Pin 7 current switches within $30ns$ of the output (pin 3) voltage.

Physical Dimensions (inches (millimeters) unless otherwise noted) (Continued)



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which: (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor follows the provisions of the Product Stewardship Guide for Customers (CSP-9-111C2) and Banned Substances and Materials of Interest Specification (CSP-9-111S2) for regulatory environmental compliance. Details may be found at: www.national.com/quality/green.

Lead free products are RoHS compliant.



National Semiconductor
Americas Customer
Support Center
Email: nsc.feedback@nsc.com
Tel: 1-800-279-6666

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-520 65 96
Email: europa.support@nsc.com
Dublin: Tel: +49 (0) 80 5508 3029
English: Tel: +44 (0) 870 24 0 217
Français: Tel: +33 (0) 1 41 91 9790

National Semiconductor
Asia Pacific Customer
Support Center
Email: ap.support@nsc.com

National Semiconductor
Japan Customer Support Center
Fax: 81-3-6639-7507
Email: jp.feedback@nsc.com
Tel: 81-3-6639-7560

SN54LS540, SN54LS541, SN74LS540, SN74LS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SDCS103 - AUGUST 1979 - REVISED MARCH 1988

- 3-State Outputs Drive Bus Lines or Buffer Memory Address Registers
- P-N-P Inputs Reduce D-C Loading
- Hysteresis at Inputs Improves Noise Margins
- Data Flow-thru Pinout (All Inputs on Opposite Side from Outputs)

description

These octal buffers and line drivers are designed to have the performance of the popular SN64LS240/SN74LS240 series and, at the same time, offer a pinout having the inputs and outputs on opposite sides of the package. This arrangement greatly enhances printed circuit board layout.

The three-state control gate is a 2-input NOR such that if either $\overline{G1}$ or $\overline{G2}$ are high, all eight outputs are in the high-impedance state.

The 'LS540 offers inverting data and the 'LS541 offers true data at the outputs.


The SN54LS540 and SN54LS541 are characterized for operation over the full military temperature range of -55°C to 125°C . The SN74LS540 and SN74LS541 are characterized for operation from 0°C to 70°C .

TYPE	RATED		TYPICAL POWER	
	I_{OL} (SINK CURRENT)	I_{OH} (SOURCE CURRENT)	DISSIPATION (ENABLED)	
SN54LS'	12 mA	-17 mA	92.5 mW	120 mW
SN74LS'	24 mA	-15 mA	92.5 mW	120 mW



SN54LS540, SN54LS541 . . . J OR W PACKAGE
SN74LS540, SN74LS541 . . . DW OR N PACKAGE



SN54LS540, SN54LS541 . . . PK PACKAGE



schematics of inputs and outputs



ALL INFORMATION DATA herein is current as of publication date. Product conforms to specifications per the terms of Texas Instruments standard warranty. Production and/or shipping does not necessarily include testing of all parameters.

Copyright © 1988, Texas Instruments Incorporated


TEXAS
INSTRUMENTS

POST OFFICE BOX 555888 • DALLAS, TEXAS 75285

SN54LS540, SN54LS541, SN74LS540, SN74LS541
OCTAL BUFFERS AND LINE DRIVERS
WITH 3-STATE OUTPUTS


LSI DATA AUGUST 1979, REVISED MARCH 1988

logic symbols¹



¹ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 817-72.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V_{CC} (see Note 1)	7 V
Input voltage	7 V
Operating free-air temperature range: SN54LS540, SN54LS541	-55°C to 125°C
SN74LS540, SN74LS541	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTE 1: Voltage values are with respect to the network ground terminal.



POST OFFICE BOX 552862 • DALLAS, TEXAS 75252

SN54LS540, SN54LS541, SN74LS540, SN74LS541
 OCTAL BUFFERS AND LINE DRIVERS
 WITH 3-STATE OUTPUTS

SDLS183 - AUGUST 1979 - REVISED MARCH 1988

recommended operating conditions

PARAMETER	SN54LS ¹			SN74LS ¹			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V_{CC} (see Note 1)	4.5	5	6.5	4.75	5	± 25	V
High-level output current, I_{OH}			-12			-15	mA
Low-level output current, I_{OL}			12			24	mA
Operating free-air temperature, T_A	-55		125	0		70	°C

NOTE 1: Voltage values are with respect to network ground terminal.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS ¹	SN54LS ¹			SN74LS			UNIT	
		MIN	TYP ²	MAX	MIN	TYP ²	MAX		
V_{IH}	High-level input voltage	2			2			V	
V_{IL}	Low-level input voltage			0.5			0.5	V	
V_{IC}	Input clamp voltage	$V_{CC} = \text{MIN}$, $I_I = -18 \text{ mA}$		-1.5			-1.5	V	
	Hysteresis, $V_{T+} - V_{T-}$	$V_{CC} = \text{MIN}$	0.2	0.4	0.2	0.4		V	
V_{OH}	High-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = V_{IL \text{ max}}$, $I_{OH} = -3 \text{ mA}$	2.4	3.4	2.4	3.4		V	
		$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = 0.5 \text{ V}$, $I_{OH} = \text{MAX}$	2		2				
V_{OL}	Low-level output voltage	$V_{CC} = \text{MIN}$, $V_{IH} = 2 \text{ V}$, $V_{IL} = V_{IL \text{ max}}$		0.25	0.4		0.25	0.4	V
		$I_{OL} = 12 \text{ mA}$ $I_{OL} = 24 \text{ mA}$					0.35	0.6	
I_{OZH}	Off-state output current, high-level voltage applied	$V_{CC} = \text{MAX}$, $V_{IH} = 2 \text{ V}$			20		20	µA	
I_{OZL}	Off-state output current, low-level voltage applied	$V_{CC} = \text{MAX}$, $V_{IL} = V_{IL \text{ max}}$			-20		-20	µA	
I_I	Input current at maximum input voltage	$V_{CC} = \text{MAX}$, $V_I = 7 \text{ V}$			0.1		0.1	mA	
I_{IH}	High-level input current, any input	$V_{CC} = \text{MAX}$, $V_I = 2.7 \text{ V}$			20		20	µA	
I_{IL}	Low-level input current	$V_{CC} = \text{MAX}$, $V_I = 0.4 \text{ V}$			-0.2		-0.2	mA	
I_{OS}	Short-circuit output current ³	$V_{CC} = \text{MAX}$	-40	-225	-40	-225	mA		
I_{CC}	Supply current	Outputs high	LS540	13	25	13	25	mA	
			LS541	18	32	18	32		
		Outputs low	LS540	24	45	24	45		
			LS541	30	52	30	52		
		All outputs disabled	LS540	30	52	30	52		
			LS541	32	55	32	55		

¹For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

²All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^\circ\text{C}$.

³Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.



POST OFFICE BOX 655512 • DALLAS, TEXAS 75265

SN54LS540, SN54LS541, SN74LS540, SN74LS541
 OCTAL BUFFERS AND LINE DRIVERS
 WITH 3-STATE OUTPUTS

ICL00101 - AUGUST 1973 - REVISED MARCH 1984

switching characteristics, $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	LS540			LS541			UNIT	
		MIN	TYP	MAX	MIN	TYP	MAX		
t_{PLH} Propagation delay time, low-to-high level output	$C_L = 45\text{ pF}$, $R_L = 667\ \Omega$, See Note 2		9	15		8	15	ns	
t_{PHL} Propagation delay time, high-to-low level output			9	15		10	18	ns	
t_{PZL} Output enable time to low level				25	38		28	38	ns
t_{PZH} Output enable time to high level				15	25		20	32	ns
t_{dZ} Output disable time from low level	$C_L = 5\text{ pF}$, $R_L = 667\ \Omega$		10	18		10	18	ns	
t_{dH} Output disable time from high level	See Note 2		15	25		18	29	ns	

NOTE 2: Load currents and voltage waveforms are shown in Section 4.




5000 LINDEN BOULEVARD • DALLAS, TEXAS 75224

MECHANICAL DATA

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - The 20 pin and lead shoulder width is a vendor option, either half or full width.

MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

8-Bit μ P Compatible A/D Converters with 8-Channel Multiplexer

General Description

The ADC0808, ADC0809 data acquisition component is a monolithic CMOS device with an 8-bit analog-to-digital converter, 8-channel multiplexer and microprocessor compatible control logic. The 8-bit A/D converter uses successive approximation as the conversion technique. The converter features a high impedance chopper stabilized comparator, a 256R voltage divider with analog switch tree and a successive approximation register. The 8-channel multiplexer can directly access any of 8 single-ended analog signals.

The device eliminates the need for external zero and full-scale adjustments. Easy interfacing to microprocessors is provided by the latched and decoded multiplexer address inputs and latched TTL TRI-STATE outputs.

The design of the ADC0808, ADC0809 has been optimized by incorporating the most desirable aspects of several A/D conversion techniques. The ADC0808, ADC0809 offers high speed, high accuracy, minimal temperature dependence, excellent long-term accuracy and repeatability, and consumes minimal power. These features make this device ideally suited to applications from process and machine control to consumer and automotive applications. For 16-channel multiplexer with common output (sample/hold port) see ADC0816 data sheet. (See AN-247 for more information.)


Features

- Easy interface to all microprocessors
- Operates ratiometrically or with 5 V_{DD} or analog span adjusted voltage reference
- No zero or full-scale adjust required
- 8-channel multiplexer with address logic
- 0V to V_{DD} input range
- Outputs meet TTL voltage level specifications
- ADC0808 equivalent to MM74C949
- ADC0809 equivalent to MM74C949-1

Key Specifications

■ Resolution	8 Bits
■ Total Unadjusted Error	$\pm 1/2$ LSB and ± 1 LSB
■ Single Supply	5 V_{DD}
■ Low Power	15 mW
■ Conversion Time	100 μ s

Block Diagram



See Ordering Information

197911

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$I_{IN(1)}$	Logical "1" Input Current (The Control Inputs)	$V_{IN}=15V$			1.0	μA
$I_{IN(0)}$	Logical "0" Input Current (The Control Inputs)	$V_{IN}=0$	-1.0			μA
I_{CC}	Supply Current	$f_{CLK}=640\text{ kHz}$		0.3	3.0	mA

DATA OUTPUTS AND EOC (INTERRUPT)

$V_{OUT(1)}$	Logical "1" Output Voltage	$V_{CC} = 4.75V$ $I_{OUT} = -360\mu A$ $I_{OUT} = -10\mu A$	2.4 4.5			V V
$V_{OUT(0)}$	Logical "0" Output Voltage	$I_O = 1.6\text{ mA}$			0.45	V
$V_{OUT(0)}$	Logical "0" Output Voltage EOC	$I_O = 1.2\text{ mA}$			0.45	V
I_{OUT}	TRI-STATE Output Current	$V_O = 5V$ $V_O = 0$	-3		3	μA μA

Electrical Characteristics – Timing Specifications

Timing Specifications $V_{CC}=V_{REF(+)}=5V$, $V_{REF(-)}=GND$, $t_r=t_f=20\text{ ns}$ and $T_A=25^\circ C$ unless otherwise noted.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{STCLK}	Start Time Delay from Clock	(Figure 5)	300		900	ns
t_{WS}	Minimum Start Pulse Width	(Figure 5)		100	200	ns
t_{WALE}	Minimum ALE Pulse Width	(Figure 5)		100	200	ns
t_s	Minimum Address Set-Up Time	(Figure 5)		25	50	ns
t_H	Minimum Address Hold Time	(Figure 5)		25	50	ns
t_{ti}	Analog MUX Delay Time From ALE	$R_S=30\Omega$ (Figure 5)		1	2.5	μs
t_{OH}, t_{HO}	OE Control to Q Logic State	$C_L=50\text{ pF}$, $R_L=10k$ (Figure 6)		125	250	ns
t_{OH}, t_{HO}	OE Control to Hi-Z	$C_L=10\text{ pF}$, $R_L=10k$ (Figure 6)		125	250	ns
t_c	Conversion Time	$f_c=640\text{ kHz}$, (Figure 5) (Note 7)	90	100	116	μs
f_c	Clock Frequency		10	640	1280	kHz
t_{EOC}	EOC Delay Time	(Figure 5)	0		$8 + 2\ \mu s$	Clock Periods
C_{IN}	Input Capacitance	All Control Inputs		10	15	pF
C_{OUT}	TRI-STATE Output Capacitance	All TRI-STATE Outputs		10	15	pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its specified operating conditions.

Note 2: All voltages are measured with respect to GND, unless otherwise specified.

Note 3: A Zener diode exists internally from V_{CC} to GND and has a typical breakdown voltage of $\approx V_{CC}$.

Note 4: Two on-chip diodes are tied to each analog input which will forward conduct for analog input voltages one diode drop below ground or one diode drop greater than the V_{CC} supply. The spec states 100 mV forward bias of either diode. This means that as long as the analog V_{IN} does not exceed the supply voltage by more than 100 mV, the output code will be correct. To achieve an absolute $0V_{DZ}$ in $5V_{CC}$ input voltage range will therefore require a minimum supply voltage of $\approx 5.00V_{CC}$ over temperature variations, initial tolerance and loading.

Note 5: Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors. See Figure 3. None of these A/Ds requires a zero or full-scale adjust, however, if an all zero code is desired for an analog input other than 0.0V, or if a narrow full-scale span exists (for example: 0.5V to 4.5V full-scale) the reference voltage can be adjusted to achieve this. See Figure 1J.

Note 6: Comparator input current is a bias current into or out of the chopper-stabilized comparator. The bias current varies directly with clock frequency and has little temperature dependence (Figure 5). See paragraph 4.0.

Note 7: The outputs of the data register are updated one clock cycle before the rising edge of EOC.

Note 8: Human body model, 100 pF discharged through a 1.5 k Ω resistor.

Functional Description

MULTIPLEXER

The device contains an 8-channel single-ended analog signal multiplexer. A particular input channel is selected by using the address decoder. Table 1 shows the input states for the address lines to select any channel. The address is latched into the decoder on the low-to-high transition of the address latch enable signal.

TABLE 1. Analog Channel Selection

SELECTED ANALOG CHANNEL	ADDRESS LINE		
	C	B	A
IN0	L	L	L
IN1	L	L	H
IN2	L	H	L
IN3	L	H	H
IN4	H	L	L
IN5	H	L	H
IN6	H	H	L
IN7	H	H	H

CONVERTER CHARACTERISTICS

The Converter

The heart of this single chip data acquisition system is its 8-bit analog-to-digital converter. The converter is designed to give fast, accurate, and repeatable conversions over a wide range of temperatures. The converter is partitioned into 3 major sections: the 256R ladder network, the successive approximation register, and the comparator. The converter's digital outputs are positive true.

The 256R ladder network approach (Figure 1) was chosen over the conventional R/2R ladder because of its inherent monotonicity, which guarantees no missing digital codes. Monotonicity is particularly important in closed loop feedback control systems. A non-monotonic relationship can cause oscillations that will be catastrophic for the system. Additionally, the 256R network does not cause load variations on the reference voltage.

The bottom resistor and the top resistor of the ladder network in Figure 1 are not the same value as the remainder of the network. The difference in these resistors causes the output characteristic to be symmetrical with the zero and full-scale points of the transfer curve. The first output transition occurs when the analog signal has reached $+\frac{1}{2}$ LSB and succeeding output transitions occur every 1 LSB later up to full-scale.

The successive approximation register (SAR) performs 8 iterations to approximate the input voltage. For any SAR type converter, n -iterations are required for an n -bit converter. Figure 2 shows a typical example of a 3-bit converter. In the ADC0808, ADC0809, the approximation technique is extended to 8 bits using the 256R network.


The A/D converter's successive approximation register (SAR) is reset on the positive edge of the start conversion start pulse. The conversion is begun on the falling edge of the start conversion pulse. A conversion in process will be interrupted by receipt of a new start conversion pulse. Continuous conversion may be accomplished by tying the end-of-conversion (EOC) output to the SC input. If used in this mode, an external start conversion pulse should be applied after power up. End-of-conversion will go low between 0 and 8 clock pulses after the rising edge of start conversion.

The most important section of the A/D converter is the comparator. It is this section which is responsible for the ultimate accuracy of the entire converter. It is also the comparator drift which has the greatest influence on the repeatability of the device. A chopper-stabilized comparator provides the most effective method of satisfying all the converter requirements.

The chopper-stabilized comparator converts the DC input signal into an AC signal. This signal is then fed through a high gain AC amplifier and has the DC level restored. This technique limits the drift component of the amplifier since the drift is a DC component which is not passed by the AC amplifier. This makes the entire A/D converter extremely insensitive to temperature, long term drift and input offset errors.

Figure 4 shows a typical error curve for the ADC0808 as measured using the procedures outlined in AN-179.

Timing Diagram



557754

FIGURE 5.

TRI-STATE Test Circuits and Timing Diagrams




FIGURE 8. TRI-STATE Test Circuits and Timing Diagrams

Applications Information

OPERATION

1.0 RATIO-METRIC CONVERSION

The ADC0808, ADC0809 is designed as a complete Data Acquisition System (DAS) for ratio-metric conversion systems. In ratio-metric systems, the physical variable being measured is expressed as a percentage of full-scale which is not necessarily related to an absolute standard. The voltage input to the ADC0808 is expressed by the equation

$$\frac{V_{IN}}{V_{FS} - V_Z} = \frac{D_X}{D_{MAX} - D_{MIN}} \quad (1)$$

V_{IN} = Input voltage into the ADC0808

V_{FS} = Full-scale voltage

V_Z = Zero voltage

D_X = Data point being measured

D_{MAX} = Maximum data limit

D_{MIN} = Minimum data limit

A good example of a ratio-metric transducer is a potentiometer used as a position sensor. The position of the wiper is directly proportional to the output voltage which is a ratio of the full-scale voltage across it. Since the data is represented as a

proportion of full-scale, reference requirements are greatly reduced, eliminating a large source of error and cost for many applications. A major advantage of the ADC0808, ADC0809 is that the input voltage range is equal to the supply range so the transducers can be connected directly across the supply and their outputs connected directly into the multiplexer inputs. (Figure 9).

Ratio-metric transducers such as potentiometers, strain gauges, thermistor bridges, pressure transducers, etc., are suitable for measuring proportional relationships; however, many types of measurements must be referred to an absolute standard such as voltage or current. This means a system reference must be used which relates the full-scale voltage to the standard volt. For example, if $V_{CC} = V_{REF} = 5.12V$, then the full-scale range is divided into 256 standard steps. The smallest standard step is 1 LSB which is then 20 mV.


2.0 RESISTOR LADDER LIMITATIONS

The voltages from the resistor ladder are compared to the selected into 8 times in a conversion. These voltages are coupled to the comparator via an analog switch tree which is referenced to the supply. The voltages at the top, center and bottom of the ladder must be controlled to maintain proper operation.

The top of the ladder, $Ref(+)$, should not be more positive than the supply, and the bottom of the ladder, $Ref(-)$, should not be more negative than ground. The center of the ladder volt-

age must also be near the center of the supply because the analog switch tree changes from N-channel switches to P-channel switches. These limitations are automatically satisfied in ratiometric systems and can be easily met in ground referenced systems.

Figure 10 shows a ground referenced system with a separate supply and reference. In this system, the supply must be trimmed to match the reference voltage. For instance, if a 5.12V is used, the supply should be adjusted to the same voltage within 0.1V.




567207

FIGURE 9. Ratiometric Conversion System

The ADC0808 needs less than a millamp of supply current so developing the supply from the reference is readily accomplished. In Figure 11 a ground referenced system is shown which generates the supply from the reference. The buffer shown can be an op-amp of sufficient drive to supply the millamp of supply current and the desired bus drive, or if a capacitive bus is driven by the outputs a large capacitor will supply the transient supply current as seen in Figure 12. The LM301 is overcompensated to insure stability when loaded by the 10 μ F output capacitor.

The top and bottom ladder voltages cannot exceed V_{CC} and ground, respectively, but they can be symmetrically less than V_{CC} and greater than ground. The center of the ladder voltage should always be near the center of the supply. The sensitivity of the converter can be increased, (i.e., size of the LSB steps decreased) by using a symmetrical reference system. In Figure 13, a 2.5V reference is symmetrically centered about $V_{CC}/2$ since the same current flows in identical resistors. This system with a 2.5V reference allows the LSB bit to be half the size of a 5V reference system.




567204

$$Q_{OUT} = \frac{V_{IN}}{V_{REF}}$$

$$4.75V \leq V_{CC} = V_{REF} \leq 5.25V$$

FIGURE 10. Ground Referenced Conversion System Using Trimmed Supply



661017

$$R_A = R_B$$

*Ratiometric transducers

FIGURE 13. Symmetrically Centered Reference

5.0 CONVERTER EQUATIONS

The transition between adjacent codes *N* and *N*+1 is given by:

$$V_{IN} = \left(V_{REF(+)} - V_{REF(-)} \right) \left[\frac{N}{256} \pm \frac{1}{512} \right] \pm V_{TLE} - V_{REF(-)} \tag{2}$$

The center of an output code *N* is given by:

$$V_{IN} \left(V_{REF(+)} - V_{REF(-)} \right) \left[\frac{N}{256} \right] + V_{TLE} - V_{REF(-)} \tag{3}$$

The output code *N* for an arbitrary input are the integers within the range:

$$N = \frac{V_{IN} - V_{REF(-)}}{V_{REF(+)} - V_{REF(-)}} \times 256 = \text{Absolute Accuracy} \tag{4}$$

- Where: V_{IN} = Voltage at comparator input
- $V_{REF(+)}$ = Voltage at Ref(+)
- $V_{REF(-)}$ = Voltage at Ref(-)
- V_{TLE} = Total unadjusted error voltage (typically

$$V_{REF(+)} + 512)$$

4.2 ANALOG COMPARATOR INPUTS


The dynamic comparator input current is caused by the periodic switching of on-chip stray capacitances. These are connected alternately to the output of the resistor ladder/switch tree network and to the comparator input as part of the operation of the chopper stabilized comparator.

The average value of the comparator input current varies directly with clock frequency and with V_{IN} as shown in Figure 6.

If no filter capacitors are used at the analog inputs and the signal source impedances are low, the comparator input current should not introduce converter errors, as the transient created by the capacitance discharge will die out before the comparator output is strobed.

If input filter capacitors are desired for noise reduction and signal conditioning they will tend to average out the dynamic comparator input current. It will then take on the characteristics of a DC bias current whose effect can be predicted conventionally.


Physical Dimensions inches (millimeters) unless otherwise noted



CONTROLLING DIMENSION IS INCH
VALUES IN [] ARE MILLIMETERS

NA28E (REV. B)

Molded Dual-In-Line Package (N)
Order Number ADC0808CCN or ADC0809CCN
NS Package Number NA28E



V28A (REV. K)

Molded Chip Carrier (V)
Order Number ADC0808CCV or ADC0809CCV
NS Package Number V28A

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/acpnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/lto	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/mil/aero
Temperature Sensors	www.national.com/tembsensors	SolarMagic™	www.national.com/solarmagic
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION (NATIONAL) PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright © 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor
Americas Technical
Support Center
Email: uspsupport@nsc.com
Tel: 1-800-272-9938

National Semiconductor Europe
Technical Support Center
Email: eu-support@nsc.com

National Semiconductor Asia
Pacific Technical Support Center
Email: ap-support@nsc.com


National Semiconductor Japan
Technical Support Center
Email: jp-feedback@nsc.com

MAX232, MAX232I DUAL EIA-232 DRIVERS/RECEIVERS

SLLS047L – FEBRUARY 1993 – REVISED MARCH 2004

- Meets or Exceeds TIA/EIA-232-F and ITU Recommendation V.28
- Operates From a Single 5-V Power Supply With 1.0- μ F Charge-Pump Capacitors
- Operates Up To 120 kbit/s
- Two Drivers and Two Receivers
- ± 30 -V Input Levels
- Low Supply Current . . . 8 mA Typical
- ESD Protection Exceeds JESD 22 – 2000-V Human-Body Model (A114-A)
- Upgrade With Improved ESD (15-kV HBM) and 0.1- μ F Charge-Pump Capacitors is Available With the MAX202
- Applications
 - TIA/EIA-232-F, Battery-Powered Systems, Terminals, Modems, and Computers

MAX232 . . . D, DW, N, OR NS PACKAGE
MAX232I . . . D, DW, OR N PACKAGE
(TOP VIEW)



description/ordering information

The MAX232 is a dual driver/receiver that includes a capacitive voltage generator to supply TIA/EIA-232-F voltage levels from a single 5-V supply. Each receiver converts TIA/EIA-232-F inputs to 5-V TTL/CMOS levels. These receivers have a typical threshold of 1.3 V, a typical hysteresis of 0.5 V, and can accept ± 30 -V inputs. Each driver converts TTL/CMOS input levels into TIA/EIA-232-F levels. The driver, receiver, and voltage-generator functions are available as cells in the Texas Instruments LinASIC™ library.

ORDERING INFORMATION

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
0°C to 70°C	PDIP (N)	Tube of 25	MAX232N	MAX232N
	SOIC (D)	Tube of 40	MAX232D	MAX232
		Reel of 2500	MAX232DR	
	SOIC (DW)	Tube of 40	MAX232DW	MAX232
Reel of 2000		MAX232DWR		
–40°C to 85°C	SOP (NS)	Reel of 2000	MAX232NSR	MAX232
	PDP (N)	Tube of 25	MAX232IN	MAX232IN
		SOIC (D)	Tube of 40	MAX232ID
	Reel of 2500		MAX232IDR	
	SOIC (DW)	Tube of 40	MAX232IDW	MAX232I
		Reel of 2000	MAX232IDWR	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

LinASIC is a trademark of Texas Instruments.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2004, Texas Instruments Incorporated

MAX232, MAX232I DUAL EIA-232 DRIVERS/RECEIVERS

SL130471 - FEBRUARY 1988 - REVISED MARCH 2004

Function Tables

EACH DRIVER

INPUT T _{IN}	OUTPUT T _{OUT}
L	H
H	L


H = high level, L = low level

EACH RECEIVER

INPUT R _{IN}	OUTPUT R _{OUT}
L	H
H	L

H = high level, L = low level

logic diagram (positive logic)



 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655403 • DALLAS, TEXAS 75265

MAX232, MAX232I DUAL EIA-232 DRIVERS/RECEIVERS

LL0047L - FEBRUARY 1989 - REVISED MARCH 2004

DRIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (see Note 4)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V _{OH}	High-level output voltage	T1OUT, T2OUT	R _L = 3 kΩ to GND	5	7		V
V _{OL}	Low-level output voltage‡	T1OUT, T2OUT	R _L = 3 kΩ to GND		-7	-5	V
r _o	Output resistance	T1OUT, T2OUT	V _{S+} = V _{S-} = 0, V _O = -2 V	300			Ω
I _{OS} §	Short-circuit output current	T1OUT, T2OUT	V _{CC} = 5.5 V, V _O = 0		±10		mA
I _{IS}	Short-circuit input current	T1IN, T2IN	V _I = 0			200	μA

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ The algebraic convention, in which the least-positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.

§ Not more than one output should be shorted at a time.

NOTE 4: Test conditions are C1-C4 = 1 μF at V_{CC} = 5 V ± 0.5 V.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Note 4)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SR	Driver slew rate	R _L = 3 kΩ to 7 kΩ, See Figure 2			30	V/μs
SR(T)	Driver transition region slew rate	See Figure 3		9		V/μs
	Data rate	One TOUT switching		120		kbit/s

NOTE 4: Test conditions are C1-C4 = 1 μF at V_{CC} = 5 V ± 0.5 V.

RECEIVER SECTION

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (see Note 4)

PARAMETER		TEST CONDITIONS		MIN	TYP†	MAX	UNIT
V _{OH}	High-level output voltage	R1OUT, R2OUT	I _{OH} = -1 mA	3.5			V
V _{OL}	Low-level output voltage‡	R1OUT, R2OUT	I _{OL} = 3.2 mA			0.4	V
V _{IH+}	Receiver positive-going input threshold voltage	R1IN, R2IN	V _{CC} = 5 V, T _A = 25°C		1.7	2.4	V
V _{IH-}	Receiver negative-going input threshold voltage	R1IN, R2IN	V _{CC} = 5 V, T _A = 25°C	0.8	1.2		V
V _{Ihys}	Input hysteresis voltage	R1IN, R2IN	V _{CC} = 5 V	0.2	0.5	1	V
r _i	Receiver input resistance	R1IN, R2IN	V _{CC} = 5, T _A = 25°C	3	5	7	<Ω

† All typical values are at V_{CC} = 5 V, T_A = 25°C.

‡ The algebraic convention, in which the least-positive (most negative) value is designated minimum, is used in this data sheet for logic voltage levels only.

NOTE 4: Test conditions are C1-C4 = 1 μF at V_{CC} = 5 V ± 0.5 V.

switching characteristics, V_{CC} = 5 V, T_A = 25°C (see Note 4 and Figure 1)

PARAMETER		TYP	UNIT
t _{PLH(R)}	Receiver propagation delay time, low- to high-level output	500	ns
t _{PHL(R)}	Receiver propagation delay time, high- to low-level output	500	ns

NOTE 4: Test conditions are C1-C4 = 1 μF at V_{CC} = 5 V ± 0.5 V.




POST OFFICE BOX 655091 • DALLAS, TEXAS 75265

MAX232, MAX232E
DUAL EIA-232 DRIVERS/RECEIVERS


MAX232 - FEBRUARY 1989 - REVISED MARCH 2004

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, duty cycle = 50%.
B. C_L includes probe and jig capacitance.

Figure 2. Driver Test Circuit and Waveforms for t_{PHL} and t_{PLH} Measurements (5- μs Input)




NOTE: A. The pulse generator has the following characteristics: $Z_0 = 50 \Omega$, duty cycle = 50%.

Figure 3. Test Circuit and Waveforms for t_{THL} and t_{TLH} Measurements (20- μs Input)



POST OFFICE BOX 655302 • DALLAS, TEXAS 75265

APPLICATION INFORMATION



Pin 12 and 14 are connected to VCC in all D.

NOTES: A. Resistor values shown are nominal.


B. Nonpolarized ceramic capacitors are preferred. In balanced (bifilar or electrolytic) capacitors are used, they should be unconnected or shorted. In addition to the 1-µF capacitors shown, the MAX232 can operate with 0.1-µF capacitors.

Figure 4. Typical Operating Circuit


PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
MAX232D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DR4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DW4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DWR4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DR4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DW4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DWR4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232DWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
MAX232RN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N/A for Pkg Type

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX232DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX232DR	SOIC	.D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX232DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX232DR	SOIC	.D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
MAX232DV/R	SOIC	DV/R	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
MAX232NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

MECHANICAL DATA

NS (R-PDSO-G**)
14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

MECHANICAL DATA


T7 (R-PDSO) (G16)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0.15) per end.
 - Body width does not include interlead flash. Interlead flash shall not exceed .017 (0.43) per side.
 - L. Reference JEDEC MS-012 variation AC.

D(R-PDSO-G16)




IPC 2151/A 03/05

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Refer to IPC7351 for alternate board design.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

MECHANICAL DATA

DW (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0.15).
 - D. Falls within JEDEC MS-013 variation AA.

MECHANICAL DATA

N (R-PDIP-T**)

15 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, and a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Reuse of TI products or services without statements identical to or beyond the parameters stated by TI for that product or service voids all warranties and any implied warranties for the associated TI product or service and TI can not be held responsible for any such third party's actions.

TI products are not designed for use in safety-critical applications (such as life support) where a failure of a TI product could reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Before incorporating any TI products or services into safety-critical applications, customers must acknowledge, and agree that they are solely responsible for identifying, evaluating, and verifying all TI requirements concerning such products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, TI and its subsidiaries expressly disclaim any and all responsibility and liability for any damages arising out of the use of TI products in such safety-critical applications.

TI products are not designed or intended for use in military, aerospace, or other applications or environments intended to meet the unique and specialized design requirements for "military, aerospace, or other" products. Only products designed specifically for such applications are available. Customers acknowledge their sole responsibility for any use of TI products which TI has not specifically designed for purposes similar to the use described above and they are solely responsible for any and all such use, including any requirements for environmental performance.

TI products are not designed or intended for use in nuclear, radioactive, or other hazardous or explosive environments. TI products are designed by TI as compliant with nuclear industry standards, safety standards and approved for use in safety critical applications and products in commercial applications. TI will not be responsible for any failure to meet such requirements.

Following are TI's policies on the release of information on our Texas Instruments products and websites activities:

Products	Applications	Website Activities
Microprocessors	Automotive	Automotive, Industrial, Consumer
Microcontrollers	Automotive	Automotive, Industrial, Consumer
ASICs	Automotive	Automotive, Industrial, Consumer
Logic and Drivers	Automotive	Automotive, Industrial, Consumer
Interface	Automotive	Automotive, Industrial, Consumer
Logic	Automotive	Automotive, Industrial, Consumer
Power Management	Automotive	Automotive, Industrial, Consumer
Memory	Automotive	Automotive, Industrial, Consumer
RF	Automotive	Automotive, Industrial, Consumer
RFIC and Wireless	Automotive	Automotive, Industrial, Consumer
