Mahmudi, Ali (2018) Designing VHDL to Simulate the Error Correction of Hamming Code. JOURNAL OF SCIENCE AND APPLIED ENGINEERING (JSAE), 1 (2). pp. 1-13. ISSN E-ISSN: 2621-3753 P-ISSN: 2621-3745 (Submitted)
![[img]](http://eprints.itn.ac.id/style/images/fileicons/text.png) |
Text
Designing VHDL to Simulate the Error Correction.pdf Available under License Creative Commons Attribution Non-commercial Share Alike. Download (952kB) |
|
Text
Designing VHDL to Simulate the Error Correction of Hamming Code - TURNITIN.pdf Download (315kB) |
Abstract
The role of error detection and error correction for the data bit by the receiver is very important because the sender does not need to repeat the transmissions [1]. Thus, the speed and reliability in transmitting data information can be maintained. This study aims to implement simulation the Forward Error Correction (FEC) method in verifying and correcting data errors received by using simulation. To support FEC method, study utilizes visual basic software so that it can be used as one of the quasi-experimental modules in the data communication laboratory. The Forward Error Correction (FEC) method is a method that can correct data errors in the receiver. This method uses simulated Hamming codes on the computer so that the detection and correction process can be clearly demonstrated on the monitor screen. This simulation can be used as a quasi-experimental module in a data communication laboratory. The simulation results show that the Hamming code (17, 12) codec has been running as expected.
| Item Type: | Article |
|---|---|
| Uncontrolled Keywords: | Webcam, Augmented Reality, Color Tracker, Kalkulator |
| Subjects: | Engineering > Informatics Engineering |
| Divisions: | Fakultas Teknologi Industri > Teknik Informatika S1 |
| Depositing User: | Mrs Retno Wulan Sari |
| Date Deposited: | 24 Aug 2023 02:37 |
| Last Modified: | 18 Sep 2023 02:53 |
| URI: | http://eprints.itn.ac.id/id/eprint/12673 |
Actions (login required)
 |
View Item |
